# MOS INTEGRATED CIRCUIT $\mu$ PD16431A

# 1/2, 1/3, 1/4-DUTY LCD CONTROLLER/DRIVER

The  $\mu$ PD16431A is an LCD controller/driver that enables display of segment type LCDs of 1/2, 1/3, or 1/4 duty cycle. This controller/driver has 56 segment output lines of which eight can also be used as LED output lines. Because the LCD driver contained in the  $\mu$ PD16431A has separate logic and power supply, up to 6.5 V of LCD drive voltage can be set. In addition, key source output lines for key scanning and key input data lines are also provided, so that the  $\mu$ PD16431A is ideal for applications in the front panel of an automobile stereo system.

# FEATURES

NEC

# • Various display modes

- 1/2 duty: 112 segment outputs or 96 segment outputs + 8 LED outputs
- 1/3 duty: 168 segment outputs or 144 segment outputs + 8 LED outputs1/4 duty: 224 segment outputs or 192 segment outputs + 8 LED outputs
- Key scan circuit (key source outputs are shared with LCD driver outputs)
- Independent LCD driver power supply VLCD (can be set to VDD to 6.5 V)
- Serial data input/output (SCK, STB, DATA)
- On-chip oscillator incorporated
- · Power-ON reset circuit

# **ORDERING INFORMATION**

Part NumberPackageμPD16431AGC-7ET80-pin plastic QFP (0.65 pitch, 14 × 14)

# **BLOCK DIAGRAM**



VDD VSS VLCD VLC1 VLC2 VLC3

# PIN CONFIGURATION

NEC



Note Though Vss and VEE are internally connected, be sure to connect all the power supply pins (VDD, Vss, VLCD, and VEE).

# **PIN FUNCTIONS**

Symbol	Name	No.	Description
SEG1/KS1 to SEG8/KS8	Segment output/key source output	25 to 32	These pins serve as LCD segment output pins and key source output pins for key scanning.
SEG9 to SEG48	Segment output	33 to 72	LCD segment output pins
SEG49/LED1 to SEG56/LED8	Segment output/LED output pins	73 to 80	These pins can be used as LCD segment output or LED output pins depending on the setting of the LCD/LED pin.
COM1 to COM4	Common output	21 to 24	LCD common output pins
SCK	Shift clock input	7	Data shift clock. Data is read at the rising edge, and is output at the falling edge of this clock.
DATA	Data input/output	8	This pin inputs a command or display data, or outputs key data. A command or data is input at the rising edge of the shift clock, starting from the most significant bit. Key data is output at the falling edge of the shift clock, starting from the most significant bit. This pin serves as an open-drain pin in the output mode.
STB	Strobe input	9	Data can be input when this signal goes low. When it goes high, command processing is performed.
LCD/LED	LCD/LED select	10	When this signal goes high, the SEGn/LEDm pins function as LCD segment output pins; when it goes low, they function as LED driver output pins. The LED driver has a drive capability of 15 mA and is N-ch open drain.
OE <sup>Note</sup>	Output enable input	11	When this signal goes low, all the segment output and LED output pins are off (SEGn = COMn = VLCD). Internal data are saved.
OSCIN	Oscillation input	12	Connect a resistor for oscillation circuit across these pins.
OSCOUT	Oscillation output	13	
SYNC	Synchronizing signal	14	A synchronizing signal input pin. When two or more $\mu$ PD16431A's are used, each device is wired-ORed. This pin must be pulled up when this chip is used alone.
KEY1 to KEY4	Key data input	2 to 5	Key data input pins for key scanning
KEY REQ	Key request output	6	This signal goes high when a key is pressed (key data = H). Read the key data only while this pin is high.
Vdd	Logic power supply	15	Power supply pin for internal logic
Vss	Logic GND	1	GND pin for internal logic and LED output
VLCD	LCD drive power supply	16	Power supply pin for LCD drive
Vee	LCD GND	20	GND pin for LCD drive
VLC1 to VLC3	Power supply for LCD drive	17 to 19	Power supply for driving dot matrix LCD

**Note** At OE = L, the key data cannot be written correctly, even when the display ON/OFF of the status command is set to the "normal operation" (10). Also, in this state, unnecessary waveforms are generated from between SEG1/KS1 to SEG8/KS8 during the key scanning period. (The display is OFF.)

#### CONFIGURATION OF SHIFT REGISTER

Two shift registers, an 8-bit command register and a 56-bit display register, are provided. The first 8 bits of input data are recognized as a command and are sent to the command register, and the 9th bit and those that follow are recognized as display data and are sent to the display register.



The meaning of the display data is as follows:

LCD: 0  $\rightarrow$  off, 1  $\rightarrow$  on

**LED**:  $0 \rightarrow on$ ,  $1 \rightarrow off$ 

Be sure to transfer 56 bits of display data.

#### CONFIGURATION OF OUTPUT LATCH



Note Bits b3 and b4 of status command (Refer to page 8.)

# **KEY MATRIX CONFIGURATION**

NEC

An example of key matrix configurations is shown below.

1) When pressing three or more times is assumed:

A configuration example is shown below. In this configuration, 0 to 32 ON switches can be recognized.



#### 2) When pressing twice or more times is assumed:

A configuration example is shown below. In this configuration, 0 to 2 ON switches can be recognized.



In this configuration, pressing three or more times may cause OFF switches to be determined to be ON.

For example, if SW2 to SW4 are ON and KS1 has been selected (high level) as shown below, SW3 in which current l1 is running is supposed to be detected to be ON. However, since SW2 and SW4 are ON, current l2 runs thus resulting in SW1 to be recognized as being ON.



If diode A is not available, not only the key data may not be read normally but the LCD display may be affected or ICs may be damaged or deteriorated.

For example, if SW1 and SW2 are ON and KS1 has been selected (high level) as shown below, this will cause not only current l1 which is supposed to run but also short-circuited current l2 of KS1 to KS2 to run. It is possible that this will then cause the following three problems:

(1)Since the level to KEY<sub>2</sub> is not correctly sent, the key data cannot be latched correctly.

- (2) If KS<sub>2</sub> is used as SEG<sub>2</sub> as well, the LCD display may be distorted (such as causing unintended segments to light up).
- (3)Since the short-circuited current (current l<sub>2</sub>) of KS<sub>2</sub> (high level) to KS<sub>2</sub> (low level) runs, ICS may be damaged or deteriorated



# CONFIGURATION OF KEY DATA LATCH

The key data is latched as illustrated below and is read by a read command, starting from the most significant bit. Key data is read once a frame and latched when coinciding with the immediadtely preceding data. In other words, it requires at least 2 frames from the time the key is pressed till data is confirmed to be the key data (the key request becoming H).



The key data is 0 when off and 1 when on.

#### **KEY INPUT EQUIVALENT CIRCUIT**



- The pull-down control signal goes high only during key source output and turns on the pull-down transistor.
- $\bullet$  The on-resistance of the pull-down transistor is several k\Omega.

# COMMAND

A command sets a display mode and a status.

The first 1 byte input after the STB pin has fallen is regarded as a command.

If the STB pin is made low while a command/data is transferred, serial communication is initialized, and the command/data being transferred is made invalid (the command/data that has been already transferred remains valid, however).

#### (1) Display setting command

This command initializes the  $\mu$ PD16431A and sets a duty cycle, frame frequency, drive voltage supply method, test mode, and whether the  $\mu$ PD16431A operates as the master or a slave.

When this command is executed, display is forcibly turned off and key scanning is stopped. To resume the display, the normal operation of the "status command" must be executed. Note, however, that nothing is executed if the same mode is selected.



Values when power is applied

0 0 0 0	0 0	0
---------	-----	---

## (2) Status command

This command sets a data write/read mode, turns on/off display, and sets a latch address.



Values when power is applied

	x	×	0	0	0	0	0
--	---	---	---	---	---	---	---

# OUTPUT SELECT VOLTAGE

# 1. COM

	+		Bias
When selected	Vlcd Vlcd	GND GND	1/2 bias
When not selected	1/2 Vlcd Vlc2	1/2 Vlcd Vlc2	
When key scanned	1/2 Vlcd Vlc2	1/2 Vlcd Vlc2	
When selected	Vlcd Vlcd	GND GND	1/3 bias
When not selected	1/3 Vlcd Vlc3	2/3 Vlcd Vlc1	
When key scanned	1/2 Vlcd Vlc2	1/2 Vlcd Vlc2	

Top : with internal power supply Bottom: with external power supply

# 2. SEG

	+	— a	Bias
When selected	GND GND	Vlcd Vlcd	1/2 bias
When not selected	Vlcd Vlcd	GND GND	
When key scanned	GND GND	Vlcd Vlcd	
When key not scanned	Vlcd Vlcd	GND GND	
When selected	GND GND	Vlcd Vlcd	1/3 bias
When not selected	2/3 Vlcd Vlc1	1/3 Vlcd Vlc3	
When key scanned	GND GND	Vlcd Vlcd	
When key not scanned	Vlcd Vlcd	GND GND	

# **OUTPUT WAVEFORM**

(1) 1/2 duty (1/2 dias)



\*: key scan period (16/fc)

#### **KEY SCAN PERIOD (K0) EXPANSION**



= Key source output

## **KEY SCAN PERIOD (K1) EXPANSION**



#### (2) 1/3 duty (1/3 bias)



#### **KEY SCAN PERIOD (K0) EXPANSION**



= Key source output

#### **KEY SCAN PERIOD (K1) EXPANSION**



# **KEY SCAN PERIOD (K2) EXPANSION**



#### (3) 1/4 duty (1/3 bias)



#### **KEY SCAN PERIOD (K0) EXPANSION**



= Key source output

#### **KEY SCAN PERIOD (K1) EXPANSION**



#### **KEY SCAN PERIOD (K2) EXPANSION**



# **KEY SCAN PERIOD (K3) EXPANSION**



#### SERIAL COMMUNICATION FORMAT

#### (1) Receive (command/data write)



#### (2) Transmit (command/data read)



**Note** Because the DATA pin is an N-ch open-drain output pin, be sure to connect an external pull-up resistor to this pin (1 k $\Omega$  to 10 k $\Omega$ ).

# APPLICATION

# 1. Example of initial setting + display data write

Bananatan	STB		С	om	ma	nd/	/dat	ta		Remarks
Parameter	1218	b7	b6	b5	b4	b3	b2	b1	b0	Remarks
Start	н									
Set display command	L	0	0	0	0	0	0	0	0	1/4 duty, frame frequency = fosc/128 $\times$ 1/4, internal drive voltage, master
	н									
Status command	L	1	0	0	0	0	0	0	0	Display data write, display off, latch address: COM1
Display data 1	L	×	×	×	×	×	×	×	×	
Display data 7		×	×	×	×	×	×	×	×	COM1 data (7 bytes)
	н									
Status command	L	1	0	0	0	1	0	0	0	Display data write, display off, latch address: COM <sub>2</sub>
Display data 1	L,	×	×	×	×	×	×	×	×	
Display data 7		×	×	x	×	×	×	×	×	COM₂ data (7 bytes)
		<u> </u>	Ê	^	Ê	^	Ê	<u>^</u>		]
	н									
Status command		1	0	0	1	0	0	0	0	Display data write, display off, latch address: COM₃
Display data 1		×	×	×	×	×	×	×	×	COM₃ data (7 bytes)
Display data 7	L	×	×	×	×	×	×	×	×	]
	н									
Status command	L	1	0	0	1	1	0	0	0	Display data write, display off, latch address: COM <sub>4</sub>
Display data 1		×	×	×	×	×	×	×	×	COM₄ data (7 bytes)
Display data 7	Ľ	×	×	×	×	×	×	×	×	J
	н									
Status command	L	1	0	0	0	0	1	0	0	Display data write, display on
End	н									

# 2. Example of display data write (rewrite, 1/4)

Γ	Demonstra	STB		С	om	ma	nd,	/da	ta		Durandar
	Parameter	218	b7	b6	b5	b4	b3	b2	b1	b0	Remarks
	Start	Н									
	Status command	L	1	0	0	0	0	1	0	0	Display data write, display on, latch address: COM1
	Display data 1	L	×	×	×	×	×	×	×	×	
											COM1 data (7 bytes)
	Display data 7	Ĺ	×	×	×	×	×	×	×	×	
		Н									
	Status command	L	1	0	0	0	1	1	0	0	Display data write, display on, latch address: COM <sub>2</sub>
	Display data 1	L	×	×	×	×	×	×	×	×	
											COM₂ data (7 bytes)
	Display data 7	Ĺ	×	×	×	×	×	×	×	×	J
		Н									
	Status command	L	1	0	0	1	0	1	0	0	Display data write, display on, latch address: COM₃
	Display data 1	L	×	×	×	×	×	×	×	×	
											COM₃ data (7 bytes)
	Display data 7	Ĺ	×	×	×	×	×	×	×	×	
		Н									
	Status command	L	1	0	0	1	1	1	0	0	Display data write, display on, latch address: COM4
	Display data 1	L	×	×	×	×	×	×	×	×	
											COM₄ data (7 bytes)
	Display data 7	Ĺ	×	×	×	×	×	×	×	×	
ſ	End	Н									

# 3. Example of key data read

	Demonstration	OTD		С	om	ma	nd	/dat	ta		Deventer
	Parameter	STB	b7	b6	b5	b4	b3	b2	b1	b0	Remarks
I	KEY REQ check										$KEY\ REQ = H:\ Key\ data\ exists.  \to Start\ reading.$
											$\label{eq:KEYREQ} \begin{array}{l} KEYREQ = L: \ \mbox{Key data does not exist (reading is inhibited)}. \\ & \rightarrow \mbox{Check KEY REQ again}. \end{array}$
	Start	Н									
	Status command	L	1	0	0	0	0	1	0	1	Data read, display on
	Wait time	L									1 μs
	Key data 1	L	×	×	×	×	×	×	×	×	
	Key data 4	L	×	×	×	×	×	×	×	×	4 bytes
Ļ	End	H									

# ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25 °C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Ratings	Unit
Logic supply voltage	Vdd	-0.3 to +7.0	٧
Logic input voltage	Vin	-0.3 to V <sub>DD</sub> + 0.3	٧
Logic output voltage (DATA)	Vout	-0.3 to +7.0	V
LCD drive supply voltage	VLCD	-0.3 to +7.0	V
LCD drive supply input voltage	VLC1 to VLC3	-0.3 to V <sub>LCD</sub> + 0.3	V
Driver output voltage (segment, common, LED)	Vout2	-0.3 to V <sub>LCD</sub> + 0.3	V
LED output current	lo	+20	mA
Operating ambient temperature	Topt	-40 to +85	°C
Storage temperature	Tstg	-55 to +150	°C
Permissible package power dissipation	Рт	1 000	mW

# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic supply voltage	Vdd	2.7	5.0	5.5	V
LCD drive supply voltage	VLCD	Vdd	5.0	6.5	V
Logic input voltage	Vin	0		Vdd	V
Driver output voltage	VLC1 to VLC3	0		VLCD	V

Parameter	Symbol		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH		0.7 VDD		Vdd	V
Input voltage, low	VIL		0		0.3 VDD	V
Input current, high	Ін	CLK, STB, LCD/LED, OE			1	μΑ
Input current, low	lι	CLK, STB, LCD/LED, OE			-1	μΑ
Output voltage, low	Vol1	LED1 to LED8. IoL1 = 15 mA			1.0	V
Output voltage, high	Vон2	OSCout, Iон2 = –1 mA	0.9 Vdd			V
Output voltage, low	Vol2	DATA, OSCOUT, SYNC, IOL2 = 4 mA			0.1 Vdd	V
Leakage current, high	Iloh2	DATA, SYNC, VIN OUT = VDD			1	mA
Leakage current, low	ILOL2	DATA, SYNC, VIN OUT = Vss			-1	mA
Common output ON resistance	Rсом	COM <sub>1</sub> to COM <sub>4</sub> , $  I_0   = 100 \ \mu A$			2.4	kΩ
Segment output ON resistance	Rseg	SEG <sub>1</sub> to SEG <sub>56</sub> , $   _0   = 100 \ \mu A$			4.0	kΩ
Logic current dissipation	lod	fosc = 250 kHz			250	μA
LCD drive current consumption	ILCD	With internal bias and no load			500	μA

# ELECTRICAL SPECIFICATIONS (Unless otherwise specified, Ta = -40 to +85 °C, VDD = VLCD = 5 V $\pm$ 10%)

**Remark** The TYP. value is a reference value at  $T_a = 25$  °C.

#### SWITCHING CHARACTERISTICS

#### (Unless otherwise specified, T<sub>a</sub> = -40 to +85 °C, V<sub>DD</sub> = V<sub>LCD</sub> = 5 V $\pm$ 10%, R<sub>L</sub> = 5 k $\Omega$ , C<sub>L</sub> = 150 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fosc	R = 100 kΩ	175	250	325	kHz
Oscillation frequency	fosc	R = 200 kΩ	105	150	195	kHz
Propagation delay time	tpzl	$SCK \downarrow  ightarrow DATA \downarrow$			100	ns
Propagation delay time	tplz	$SCK \downarrow \to DATA \uparrow$			300	ns
SYNC delay time	tdsync				1.5	μs

# TIMING REQUIREMENTS

#### (Unless otherwise specified, T<sub>a</sub> = -40 to +85 °C, V<sub>DD</sub> = V<sub>LCD</sub> = 5 V $\pm$ 10%, R<sub>L</sub> = 5 k $\Omega$ , C<sub>L</sub> = 150 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock frequency	fc	OSCıℕ external clock	50		325	kHz
High-level clock pulse width	twnc	OSC <sub>IN</sub> external clock	1.5		16	μs
Low-level clock pulse width	twic	OSC <sub>IN</sub> external clock	1.5		16	μs
Shift clock cycle	tсүк	SCK	900			ns
High-level shift clock pulse width	twнĸ	SCK	400			ns
Low-level shift clock pulse width	twik	SCK	400			ns
Shift clock hold time	tнsтвк	$STB \downarrow \to SCK \downarrow$	1.5			μs
Data setup time	tos	$DATA  ightarrow SCK \uparrow$	100			ns
Data hold time	tон	$SCK \uparrow \to DATA$	200			ns
STB hold time	tdkstb	$SCK \uparrow \rightarrow STB \uparrow$	1			μs
STB pulse width	twsтв		1			μs
Wait time	twait	$CLK \uparrow \to CLK \downarrow$	1			μs
SYNC removal time	tsrem		250			ns

# **Output Load**



## Switching Characteristic Waveform



#### Switching Characteristic Waveform



Application Circuit Example (with LED, 1/4 duty, 1/3 bias)



Note Example of external source circuit (when 1/2 bias)



The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

# 80 PIN PLASTIC LQFP ( 14)



its true position (T.P.) at maximum material condition.





ITEM	MILLIMETERS	INCHES
А	16.0±0.2	$0.630 \pm 0.008$
в	14.0±0.1	$0.551^{+0.005}_{-0.004}$
С	14.0±0.1	$0.551^{+0.005}_{-0.004}$
D	16.0±0.2	0.630±0.008
F	0.825	0.032
G	0.825	0.032
н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
Ĺ	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
к	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020\substack{+0.008\\-0.009}$
М	$0.125^{+0.10}_{-0.05}$	$0.005^{+0.004}_{-0.002}$
Ν	0.10	0.004
Р	1.4±0.1	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3° <sup>+7°</sup> 3°	3° <sup>+7°</sup> 3°
S	1.7 MAX.	0.067 MAX.
		S80GC-65-7ET-1

#### REFERENCE

Document Name	Document No.		
NEC Semiconductor Device Reliability/Quality Control System	IEI-1212		
Quality grade on NEC Semiconductor Devices	IEI-1209		

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.