COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 960 Rittenhouse Rd., Narristawn, PA 19403 • 215/666-7950 • TWX 510-660-4168 • FAX 215/647-0791

CMOS

65CE02 MICROPROCESSOR

DESCRIPTION

The Commodore 65CE02 is an enhanced version of the popular 8-bit 6502, designed with entirely new internal architecture and manufactured in 2-micron, double-level-metal, CMOS technology for high speed and low power consumption. The 65CE02 is code (*) and pin compatible with existing 6502/65C02's.

The instruction set has been streamlined, removing most 'dead' cycles which occurred due to page boundaries and micro-code pipelines, allowing existing code to run up to 25% faster. Additional instructions and addressing modes allow even greater program efficiency. Add to this operational speeds of up to 10MHz (100ns instruction cycles) and the 65CE02 is capable of a 350% decrease in program execution time compared to a standard 4MHz 6502.

The 65CE02 provides the system designer with a high performance, low power microprocessor, while retaining downward compatibility with the existing family of microprocessor support devices.

(*) Application programs should be analyzed to see if they contain timing loops or previously undefined opcodes.

FEATURES

- CMOS technology for low power consumption
- 0 10 MHz operating speeds
- Single +5V supply required
- Eight-bit parallel processing
- Code compatible with existing 6502/65C02
- Execution times independent of page boundary crossings
- Executes existing 6502/65C02 code in up to 25% fewer cycles
- 16-bit stack pointer with two modes of operation
 - fuil 16-bit pointer
 - page programmable 8-bit pointer
- Base page register allows relocation of 'zero' page
- Three index registers: X, Y, Z
- Maskable & non-maskable interrupt capability
- 64K byte memory address space
- Direct memory access (DMA) capability
- 'Ready' input
- On-chip clock generates Ø1/Ø2
- Enhanced instruction set
 - 24 new instructions, for a total of 92
 - 46 new op codes, for a total of 256
 - Three new addressing modes
- Cross-assembler and low cost hardware emulator available

	PIN C	ONFIGUR	ATIO	N
VSS	1		40	RES
RDY	2		39	Ø2
Ø1	3		38	SO
IRQ	4		37	ØO
N.C.	5		36	N.C.
NMI	6		35	N.C.
SYNC	7		34	R/W
VCC	8		33	DO
A ₀	9		32	D1
A1	10	65CE02	31	D ₂
A ₂	11		30	D ₃
Α3	12		29	D ₄
Α4	13		28	D ₅
Α5	14		27	D ₆
A6	15		26	D ₇
A7	16		25	A15
Α8	17		24	A ₁₄
Ag.	18		23	A13
A10	19		22	A12
A ₁₁	20	-	21	VSS

FIGURE 1

65CE02 MICROPROCESSOR

RELIMINAR

SUMMARY OF 65CE02 ENHANCEMENTS

The 65CE02, upon reset, configures itself like any present CMOS 6502 processor, with the exception that many instructions require fewer cycles. This results in programs that execute in less time than older versions, even at the same clock frequency.

The stack pointer has been expanded to 16 bits, but can be used in two different ways. It can be used as a full 16-bit (word) stack pointer, or as an 8-bit (byte) pointer whose stack page is programmable. On reset, the byte mode is selected with page 01 set as the stack page, maintaining 6502 and 65C02 compatibility.

The zero page is also programmable via a new register, the "B" or "Base Page" register. On reset, this register is cleared, thus giving a true "zero" page. The user can then re-define any page in memory as the "zero" page.

A third index register, "Z", has been added to increase flexibility in data manipulation. This register is cleared on reset, providing STZ instruction compatibility with the 65C02.

All branching instructions have been expanded to include a 'word relative' addressing mode which allows • branching anywhere within the 64K memory space. A new word relative branch to subroutine aids the programmer in creating re-locatable code modules, resulting in increased software flexibility.

Also included is an addressing mode which facilitates parameter passing to subroutines. Parameters and/or pointers to data arrays can be passed to a subroutine via the stack, and a special return instruction will 'fix' the stack pointer when the subroutine is finished.

The BIT (IMMEDIATE) test will set the N and V flags with valid states, which was not the case with earlier 65C02s. The BCD arithmetic instructions modify the N, Z, V, and C flags correctly, as was not the case in the 6502.

The following is a list of opcodes that have been added to the 210 previously defined MOS, Rockwell, and GTE opcodes.

1. Branches and Jumps BPL label word-relative

BMI BRU BVC BVS BCC BCS BNE BEQ	label label label label label label label label	word-relative word-relative (BRA) word-relative word-relative word-relative word-relative word-relative word-relative word-relative
BSR JSR JSR RTN	label (ABS) (ABS, X) #	Branch to SubRoutine (word relative) Jump to SubRoutine absolute indirect Jump to SubRoutine absolute indirect, X ReTurN from subroutine and adjust stack pointer.

2. Arithmetic Operations

NEG	A	NEGate(or	2 S CO	mplem	entiaccumulat	or.
ASR ASR	A BP	Arithmetic memory	Shift	Right:	accumulator	or
ASR	BP. X					

INW DEW	BP	INcrement Word DEcrement Word	
INZ DEZ		INcrement Z register DEcrement Z register	
2000 Bill	ABS ABS	Arithmetic Shift left Word ROtate left Word	
AND EOR ADC	(BP), Z (BP), Z (BP), Z (BP), Z (BP), Z (BP), Z	are now indexed by Z register	
CPZ	IMM	ComPare Z register with memory immediate.	
CPZ CPZ	BP ABS	base page, and absolute.	
		s, Pushes, Pulls and Transfers	
		formerly (ZP)	
LDZ LDZ LDZ	ABS	LoaD Z register immediate, absolute absolute, X.	
LDA	(d, SP), Y	LoaD Accum via stack vector indexed by Y	
STA	(d. SP), Y	and Store	
STX STY	ABS, Y ABS, X	STore X Absolute, Y STore Y Absolute, X	
		STore Z register (formerly store zero)	
STA	(BP), Z	formerly (ZP)	
CLE SEE		CLear stack Extend disable bit SEt stack Extend disable bit	
PHW PHW		PusH Data Immediate (Word) PusH Data Absolute (Word)	
PHZ PLZ		PusH Z register onto stack PuIL Z register from stack	
TAZ TZA		Transfer Accumulator to Z register Transfer Z register to Accumulator	
ТАВ		Transfer Accumulator to Base page register	
TBA		Transfer Base page register to Accumulator	
TSY		Transfer Stack pointer high byte to Y	
TYS		register Transfer Y register to Stack pointer high byte	
	cial Instru		
AUG		AUGment Instruction (4-byte NOP, reserved for future expansion)	



FUNCTIONAL DESCRIPTION

Figure 2 shows the block diagram of the 65CE02 CPU's internal architecture. This diagram supports the following description of the device's major elements.

Clock

The clock circuitry accepts the external \mathcal{O}_0 clock rate and from it generates all required internal clock control signals. It provides the external \mathcal{O}_1 and \mathcal{O}_2 signals from which all inputs and outputs are referenced.

Micro Program Counter, Micro Code ROM and Logic PLA

This block controls and implements the opcode sequences.

Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations are executed in the ALU. The ALU has no internal memory and all operational outputs are directed to the internal register/counter specified by the opcode.

Accumulator

The accumulator is a general purpose 8-bit computational register used for arithmetic and Boolean • functions. It can not be used for indexing.

Index Registers (X, Y, Z)

There are three 8-bit index registers which may be incremented, decremented, compared or used to provide an index value to generate an effective address. The newly added Z register is cleared upon RESET allowing code compatibility with the 65C02.

When executing an instruction which specifies indexed addressing, the CPU fetches the OP code and the base address, and modifies the address by adding the index register value to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

Base Page Register (B)

The Base Page register contains the value of the high order address byte used in the base page (formerly 'zero page') addressing modes. This register is programmable, via the TAB instruction, allowing any page in memory to function as the base page. On reset, the B register is cleared, initially providing a true "zero page".

Processor Status Register (P)

The 8-bit status register contains the values of the 8 status flags. Some flags are controlled by the program, while others are controlled by both the program and the ALU. One additional flag is present which enables extended (16-bit) stack pointer operation. The flags can be tested by a number of conditional branch instructions.

Address Counters (ABL and ABH) and Address Registers (ADL and ADH)

These registers are used to provide the 16-bits of addressing information for memory and I/O exchanges. A unique design feature allows ADL and ADH to store indirect address vectors while ABL and ABH function as counters, thus relieving the ALU from internal address fetches and increasing throughput.

Stack Pointer Counter (SPH and SPL)

The stack pointer is a 16 bit register that can operate in two modes. It can be programmed to be either an 8-bit page programmable pointer, or a full 16-bit pointer. The processor status E bit selects the 8-bit mode when set, and selects the 16-bit mode when reset.

Upon reset, the 65CE02 will be configured in the 8-bit page-programmable mode, with the stack page set to 01. This maintains compatibility with earlier 6502 products. The programmer can quickly change the default stack page by loading the Y register with the desired page and transferring its contents to the stack pointer high byte, using the TYS opcode. The 8-bit stack * pointer can be set by loading the X register with the desired value, and transferring its contents to the stack pointer low byte, using the TXS opcode.

To select the 16-bit stack pointer mode, the user must execute a CLE (for CLear Extend disable) opcode. Setting the 16-bit pointer is done by loading the X and Y registers with the desired stack pointer low and high bytes, respectively, and then transferring their contents to the stack pointer using TXS and TYS. To return to 8bit page mode, simply execute a SEE (SEt Extend disable) opcode.

CAUTION

When using interrupts, and BOTH stack pointer bytes are to be changed, do NOT put any code between the TXS and TYS opcodes. Taking this precaution will prevent any interrupts from occurring between the setting of the two stack pointer bytes, thus preventing the writing of stack data to an incorrect area.

Program Counter (PCL and PCH)

This 16-bit up counter determines the area of memory from which program information will be fetched. The user can modify the contents with jumps, branches, subroutine calls, or returns. It is set initially, and by interrupts, from vectors at memory addresses FFFA through FFFF (hex). See IRO, NMI and RESET below.

SIGNAL DESCRIPTIONS

Clock Signals

The 65CE02 requires an external, TTL-level \emptyset_0 clock. Two full level clocks (\emptyset_1 and \emptyset_2) are generated by the 65CE02 \emptyset_2 in phase with \emptyset_0 , and \emptyset_1 180 degrees out of phase with \emptyset_0 . The input clock may be stopped in either phase to place the CPU into standby mode.

For non-critical timing applications, a simple RC or crystal network may be connected between \mathcal{O}_0 (in) and \mathcal{O}_1 (out)

Address Bus

4

A0-A15 forms a 16-bit address bus for memory and I/O exchanges on the data bus. The output of each address line is TTL compatible, capable of driving two standard TTL loads and 55pF.

Data Bus

 D_0 - D_7 form an 8-bit bidirectional data bus for data exchanges to and from the 65CE02 and peripheral devices. The output buffers are capable of driving two standard TTL loads and 55pF. This bus is tristated during read operations, during \mathcal{Q}_2 low time, and throughout any cycle where RDY is pulled flow prior to \mathcal{Q}_2 rising.

Interrupt Request (IRQ)

This active-low input requests that an interrupt sequence begin within the microprocessor. If the interrupt mask flag (I) in the status register is zero, an interrupt sequence will begin with the first SYNC after a multiple-cycle opcode. The program counter and processor status register are then stored on the stack and the interrupt mask flag is set so that no further IRO's may occur. The program counter low byte (PCL) is then loaded from address FFFE, and the high byte (PCH) from FFFF. Program execution will continue from the vector located at these addresses.

Non-Maskable Interrupt (NMI)

The NMI input cannot be masked by the processor status register I flag and will cause an interrupt after receiving a high to low transition. This interrupt sequence will begin with the first SYNC after a multiple-cycle opcode. The two program counter bytes, PCH and PCL, and the processor status register P, are pushed onto the stack. The program counter bytes PCL and PCH are then loaded from memory addresses FFFA and FFFB, respectively. Program execution will then continue from the vector located at these addresses.

INTERRUPT NOTES

- Since NMI is non-maskable, another NMI can occur before the first is finished. Care should be taken to avoid this.
- The RDY signal must be 'high' to insure IRQ is recognized. The NMI input is edge activated and the 65CE02 will remember an NMI event, even if it is prevented from acting upon it by deasserting RDY.
- A 3K ohm external pull-up resistor should be used for proper wire-OR operation.

Ready (RDY)

This input signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition during or coincident with \emptyset_1 will halt the microprocessor with the output address lines reflecting the current address. This condition will remain throughout subsequent \emptyset_2 cycles in which the RDY signal is held 'low'. The RDY feature allows microprocessor interfacing with low speed memory as well as Direct Memory Access (DMA).

Read/Write (R/W)

The R/W output signal remains in the 'high' state while the 65CE02 is reading data from memory or peripherals on the 8-bit data bus. When 'low', valid output data is available on the data bus.

Set Overflow (SO)

A negative transition on this input sets the overflow bit (V) in the processor status register. The signal is sampled on the rising edge of Ø2

Reset (RES)

The RES input instantly resets the 65CE02. RES should be held 'low' for at least 2 clock cycles after V_{DD} reaches operating voltage during power-up. Likewise, after the system has been operating, a low on this line will cease microprocessing activity. A positive transition on this pin begins an initialization sequence lasting six clock cycles.

The stack pointer is set to "byte" mode and the stack page is set to page 01. The B and Z registers are cleared and the processor status bits E and I will be set. The program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the startup location for program control. During normal operation, RES should be held 'high'.

Synchronize (SYNC)

The SYNC output signal identifies those cycles in which the microprocessor is fetching OP CODE data. The SYNC line goes 'high' during \emptyset_1 of an OP CODE fetch and stays 'high' for the remainder of that cycle. If the RDY line is pulled 'low' during the \emptyset_1 pulse in which SYNC went 'high', the processor will stop and remain in its current state until the RDY line goes 'high'. In this manner, the SYNC signal can be used to control RDY for single instruction execution.

ADDRESSING MODES

The 65CE02 has 18 addressing modes (3 more than the 65C02, and 5 more than the 6502). The bracketed expression following the title of the mode is used later to identify the addressing mode in the Instruction Set Op Code Matrix and Summary tables.

Immediate [IMM]

 In immediate addressing the second byte of the instruction contains the operand, with no further memory addressing required. (PHW -PusH Word-requires a third byte).

Absolute [ABS]

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

Base Page [BP]

The base page mode allows for shorter code and execution time by using the contents of the base page register as the high order address byte. This differs from the previous Zero Page addressing mode in that the 'zero page' may now be relocated, thus making memory mapping more flexible and coding more efficient

Accumulator [ACCUM]

This form of addressing is represented with a one-byte instruction, implying an operation on the accumulator.

Implied [IMPL]

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Base Page Indexed [BP, X or BP, Y] (note 1)

This form of base page addressing calculates the effective low order address byte by adding the second instruction byte to the contents of the indexing register (X or Y). The high order byte is specified by the contents of the base page register. Additionally, due to the nature of "base page" addressing, no carry is added to the high order byte and page boundary crossing does not occur.

Absolute Indexed [ABS, X or ABS, Y]

This mode forms the effective address by adding the contents of X (or Y) to the address contained in the second and third bytes of the instruction. The index register contains the index or count value and the instruction specifies the base address.

Indexed Indirect [(BP, X)] (note 1)

In indexed indirect addressing, the second byte of the, instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location in Base Page whose contents are the low order eight bits of the effective address. The next memory location in Base Page contains the high order eight bits of the effective address.

Indirect Indexed [(BP), Y or (BP), Z] (notes 1, 2)

In indirect indexed addressing, the second byte of the instruction points to a memory location in Base Page. The contents of this location and the Y (or Z) index register are added, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next Base Page memory location, providing the high order eight bits of the effective address.

Stack Vector Indirect Indexed [(D, SP), Y] (note 3)

This new mode is similar to indirect indexed addressing. The Stack replaces the Base Page and the second instruction byte specifies the displacement from the current stack pointer location rather than the location within Base Page.

The contents of this displaced stack location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next (D+1) stack location, the result being the high order eight bits of the effective address.

Relative - Byte [REL]

Relative addressing is used only with branch instructions and establishes the destination for the branch. The second byte of the instruction is the "offset", whose range is +128 to 127 bytes, and is added to the address of the instruction following the branch.

Relative - Word [WREL] (note 3)

Similar to above but uses the second and third bytes as the 'offset'. The range of the offset is -32768 to +32767 bytes relative to the address of the third instruction byte (not the next instruction).

Absolute Indirect [(ABS)]

In the ABS mode the second and third bytes of the instruction respectively contain the lower and upper eight bits of a memory location. The content of this memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address.

Base Page Relative [BP REL] (notes 1.4)

This mode is used only with the bit-test branch instructions (BBS and BCC). The second byte of the instruction specifies the low order byte of Base Page memory to be tested. The third byte of the instruction is the offset, whose range is -128 to 127 bytes, referenced to the location of the next instruction.

Indexed Absolute Indirect [(ABS,X)] (note 4)

In this addressing mode the contents of the second and third instruction bytes are added to the X register. The sixteen bit result is a memory address containing the effective low order address byte. The next memory location contains the high order byte of the effective address.

note 1 - referenced to base page, not necessarily zero page.

2 - (BP), Z is a new addressing mode allowing indexing from the new Z register; it can also be used as the 65C02 uses (IND) by setting base page = zero page, and the contents of Z to S00 (default condition after RESET).

- 3 new addressing mode not available on 65C02 or 6502.
- 4 not available on 6502

65CE02 OPCODE MATRIX

.

								LSD										
	0	1	2	3	4	5	6	7	8	9	A	8	с	D	E	F		
	BRK	ORA	CLE	SEE	TSB	ORA BP	ASL BP	RMB0 BP	PHP	ORA IMM	ASL	TSY	TSB ABS	ABS	ASL ABS	8880 8P	٥	
•	IMPLIED	(BP, X) 2,5	IMPLIED	1.2	BP 2,4	2.3	2,4	2.4	1.3	2.2	1, 1	1, 1	3.5	3.4	3.5	3.4	-	
	BPL	ORA	ORA	8PL	TRB	ORA	ASL	RMB1	CLC	ORA	INC	INZ	TAB	ORA	ASL	88A1		
, I	REL	(8P). Y	(BP). Z	WREL	BP	BP. X	BP, X	BP	IMPLIED	ABS. Y 3. 4	ACCUM	IMPLIED	ABS 3, 5	ABS, X 3, 4	ABS. X 3.5	BP 3,4	1	
	2.2	2.5	2.5	3.3	2.4	2.3	2.4	2.4			ROL	TYS	BIT	AND	ROL	88 8 2		
	JSR ABS	AND (BP, X)	(ABS)	JSR (ABS. X)	BIT BP	AND BP	BP	RMB2 BP	PLP	IMM		IMPLIED	ABS	ABS	ABS	BP	2	
	3. 5	2.5	3.7	3.7	2.4	2.3	2.4	2.4	1.3	2. 2	1.1	1, 1	- 3, 5	3, 4	3, 5	3, 4		•
	BMI	AND	AND	BMI	BIT	AND	ROL	AMB3	SEC	AND ABS, Y	DEC	DEZ	BIT ABS, X	AND ABS, X	ROL ABS, X	BBR3 BP	3	
3	REL 2.2	(BP), Y 2, 5	(BP), Z 2, 5	W REL 3, 3	BP, X 2, 4	8P, X 2, 3	8P, X 2, 4	8P 2.4	IMPLIED	3, 4	1.1	1, 1	3, 5	3, 4	3, 5	3.4	•	
	BTI	EOR	NEG	ASR	ASR	EOR	LSA	RMB4	PHA	EOR	LSR	TAZ	JMP	EOR	LSR	88R4		
			ACCUM		BP	BP	BP	BP	IMPLIED		ACCUM	IMPLIED	ABS 3, 3	ABS 3.4	ABS 3,5	BP 3.4	4	
	1, 5	2.5	1.2	1.2	2.4	2, 3	2.4	2.4	1.3	2.2			AUG	EOR	LSA	8885		
	BVC	EOR (BP), Y	EOR (BP), Z	BVC W REL	ASR BP, X	EOR BP, X	LSR BP. X	BP	CLI IMPLIED	EOR ABS, Y	MPLIED	TAB		ABS, X	ABS. X	BP	5	
	2.2	2.5	2.5	3.3	2.4	2.3	2.4	2.4	1.1	3, 4	1.3	1, 1	4,4	3, 4	3.5	3.4		
1	RTS	ADC	RTN	BSR	STZ	ADC	ROR	RMB6	PLA	ADC	ROR	TZA	JMP (ABS)	ADC	ABS	BBR6 BP	6	
	IMPLIED	(BP, X) 2,5	IMPLIED	3.5	8P 2.3	BP 2, 3	8P 2,4	BP 2,4	IMPLIED	1MM 2.2	1, 1	IMPLIED	3.5	3,4	3.5	3.4	•	
	BVS	ADC	ADC	BVS	STZ	ADC	BOB	RMB7	SEI	ADC	PLY	TBA	JMP	ADC	ROR	58A7		
1 7	REL	(BP). Y	(8P). Z		BP. X	BP. X	BP, X	BP	IMPLIED			IMPLIED	(ABS, X) 3.5	ABS, X 3, 4	ABS, X 3, 5	8P 3.4	7	
MSD	2.2	2.5	2,5	3,3	2.3	2, 3	2,4	2.4	1.2	3,4	1, 3	STY	STY	STA	STX	BBS0	1	MSD
	BAU	STA (BP, X)	STA	BAU W REL	STY BP	STA BP	STX BP	SMB0 BP	DEY IMPLIED	BIT	TXA		ABS	ABS	ABS	BP	8	
	2.2	2.5	2.6	3, 3	2.3	2.3	2.3	2.4	1, 1	2.2	1, 1	3.4	3, 4	3, 4	3.4	3.4		
	BCC	STA	STA	BCC	STY	STA	STX	SMB1 BP	TYA	STA	TXS	STX	STZ ABS	STA ABS, X	STZ ABS, X	BBS1 BP	9	
1 1	REL 2.2	(BP), Y 2, 5	(BP), Z 2, 5	W REL	BP. X 2.3	8P X	8P. Y 2. 3	2,4	1, 1	3.4	1, 1	3.4	3.4	3.4	3, 4	3.4	-	
	LDY	LDA	LDX	LDZ	LDY	LDA	LDX	SMB2	TAY	LDA	TAX	LDZ	LDY	LDA	LDX	8652		
	IMM	(BP. X)	IMM	IMM	BP	BP	BP	8P 2.4	IMPLIED	1MM 2, 2	IMPLIED	ABS 3,4	ABS 3,4	ABS 3,4	ABS 3,4	BP 3,4	•	
	2.2	2.5	2.2	2.2	2.3	2.3	2,3		1,1			LDZ	LDY	LDA	LDX	8853		
	BLS	LDA (BP), Y	LDA (BP), Z	BCS W REL	LDY BP, X	LDA BP, X	LDX BP.Y	SMB3 BP	CLV	LDA ABS. Y	IMPLIED	ABS, X		ABS, X	ABS. Y	BP	8	
	2.2	2.5	2.5	3.3	2.3	2.3	2.3	2.4	1, 1	3, 4	1, 1	3,4	3, 4	3.4	3.4	3,4		
	CPY	CMP	CPZ	DEW	CPY	CMP	DEC	SMB4	INY	CMP	DEX	ASW	CPY ABS	CMP ABS	DEC	BBS4 BP	c	
	2, 2	(BP. X) 2, 5	1MM 2.2	8P 2.6	8P 2.3	8P 2,3	8P 2,4	8P 2.4	IMPLIED	2, 2	1, 1	3.7	3.4	3.4	3.5	3.4	Ū	
	BNE	CMP	CMP	BNE	CPZ	CMP	DEC	SMB5	CLD	CMP	PHX	PHZ	CPZ	CMP	DEC	8855		
.	REL	(BP). Y	(BP). Z	W REL	BP	BP. X	BP. X	BP			IMPLIED	IMPLIED	ABS 3,4	ABS. X 3.4	ABS. X 3.5	BP 3,4	D	
	2.2	2.5	2.5	3.3	2.3	2.3	2.4	2.4	1.1	3.4	1.3			SBC	INC	BBS6	5 	
	CPX IMM	SBC	LDA	BP	CPX BP	SBC BP	INC BP	SMB6 BP	INX	SBC	NOP IMPLIED	ABS	ABS	ABS	ABS	BP	ε	
	2.2	2.5	2.6	2.6	2.3	2.3	2.4	2.4	1, 1	2.2	1, 1	2.6	3.4	3.4	3.5	3.4	1	
	BEO	SBC	SBC	BEQ	PHW	SBC	INC	SMB7	SED	SBC	PLX	PLZ	PHW	SBC	INC	BBS7 BP	F	
'	REL 2.2	(BP). Y	(BP). Z 2, 5	W REL 3.3	IMM W 3, 5	BP, X 2, 3	BP, X 2, 4	8P 2.4	IMPLIED	ABS. Y 3. 4	IMPLIED	1.3	ABS W 3, 7	ABS, X 3, 4	ABS. X 3.5	3.4	1	
	0	1	2	3	4	5	6	7	8	9		в	с	D	E	F	•	

LSD



BRK
PCODE
PCODE
ADDRESSING MODE
ADDRESSING MODE
Instruction Bytes, Machine Cycles

Note that the number of machine cycles for every instruction temains fixed regardless of decimal mode and page boundaries.

NEW OPCODE

DC CHARACTERISTICS

Absolute Maximum Ratings

Stresses above those listed may cause permanent damage to the circuit. Functional operation of the deviceat these or any conditions other than those indicated in the Operating Conditions of this specification is not implied. Exposure to the maximum ratings for extended periods may adversely affect device reliability.

Characteristic	Min	Max	Units
Ambient temperature under bias	-25	+125	deg C
Storage temperature	-65	+125	deg C
Applied supply voltage	-0.5	+7.0	volts
Applied output voltage	-0.5	+5.5	volts
Applied input voltage	-2 0	+7.0	volts

Interface Characteristics

Operating Conditions

All electrical characteristics are specified over the entire range of the operating conditions unless otherwise noted. All voltages are referenced to $V_{SS} = 0.0 \text{ V}$

Condition	Min	Max	Units
Supply voltage (VDD)	4.5	5.5	volts
Free air temperature	0	70	deg C

Characteristic	Symbol	Min	Max	Units	Conditions
Input High Level Input Low Level Input Leakage	ViH ViL IN	2.0 - 0.5 -10	V _{DD} 0.8 10	Volts Volts µAmps	0.0V <vin<vdd< td=""></vin<vdd<>
Output High Level Output Low Level	V _{OH} V _{OL}	2.4	0.4	Volts Volts	lload = -200µA lload = 3.2mA
Supply Current	DD	-	10 3.5	µAmps mA/MHz	standby active
Input Capacitance Output Capacitance	C _{IN} C _{OUT}	-	10 10	pF pF	V _{IN} =0V, f=4MHz

65CE02 TIMING SPECIFICATION

Parameter	Symbol	2 1	lHz	4 1	AHz	61	IHz	8 N	IHz	101	MHz
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Cycle time Ext Clk Width Low Ext Clk Width High Ext low to \mathcal{O}_2 low \mathcal{O}_2 low to \mathcal{O}_1 high \mathcal{O}_2 Clk Rise, Fall Ext Signal Rise, Fall	¹ CYC ¹ PWXL ¹ PWXH ¹ XD2 ¹ 2D1 ¹ R. ¹ F ¹ XR. ¹ XF	500 230 230 5 - 20	40 20 20 20	250 115 115 5 - 15	30 15 15 15	167 75 75 5 - 10	30 10 10 10	125 55 55 - 10	30 10 10 10	100 45 45 5 - 10	25 10 10 10
Read/Write Setup Read/Write Hold Address Setup Address Hoid Read Access Read Data Setup Read Data Hold Write Data Hold Write Data Hold	^t RWS ^t HRW ^t ADS ^t HA ^t ACC ^t DSU ^t HR ^t MDS ^t HW	15 15 390 60 10	50 50 100	15 15 170 40 10	40 40 50	10 102 30 10	35 35 40	10 10 70 25 10	30 30 35	5 5 55 20 10 20 5	25 15 25 15 30 15
SYNC Delay RDY SO IRO NMI Setuc RD+ SO IRO NMI Hold	ISYNC ICS ICH	50 30	50	30 25	40	30 25	35	25 20	30	5 20 20	25

65CE02 TIMING DIAGRAM



65CE02 INSTRUCTION SET SUMMARY

	INSTRUCTIONS		-	-	1		-	-	-	-	-	2010		45.2.3	5.9	ODE			-			-	-		_	
Mnemonic	Operation		IMM	£ .		ABS		ľ	8P		-	CUM		IMP	L	1	8P, X	3	0	8P), '			8P),	z	(D,	SP).
		OP	N		OP	N		OP	N		OP		0	• N		OP	N		OP	N	•	OP	N		OP	
ADC	A-M-C-A	69	2	2	60	4	3	65	3	2	1		1	-		61	5	2	71	5	2	-	5	2	100	
AND	A and M - A	29	2	2	20	4	3	25	3	2			1			21	5		31	5	ź		5	2	1	
ASE	C-17.01-0 M7-17.01-C				OE	5	3	06 44	4		0A 43	2										1				
ASW	C - /150/ - 0				CB	7	3		10.1		1		1			1	-		-		-	1		-	1	-
AUG	No Operation				-			I.,					5C	4	4							1			2 C	
81T 888	A and, M Branch on Bit Reset	89	2	2	20	5	3	24	•	2			+													
885	Branch on Bit Set			-				-		-	-		+		-	+		-	-		-	+		-	t	
BCC	Branch on C = 0	1.						1.1			ŧ.,		1			1						1.1				
BCS BEQ	Branch on C = 1 Branch on Z = 1	1.						F										- 1				E I			1	
BMI	Branch on N = 1	-			-		-	-					1			<u> </u>					-	-		-	-	-
BNE	Branch on Z = 0	118			6			l								1						£			- C	
BAK	Branch on N = 0 BReaK												00	7	2			- 1							1.1	
	BRanch Unconditional			-	-	6			1		-		-			1		-	-		-	-	1	-	-	
BSA BVC	Branch to SubRoutine Branch on V = 0	1			ł.			10			1.1															
BVS	Branch on V = 1				L			Ľ.			1		1			F.		- 1				ŧ.				
CLC	0-C	1											18	1	t	1		-	1				1.16			
CLD	0-D 0-E							1					D8 02								ĉ.				100	
CLI	0-1												58	2	1							1				
CLV	0-V				-			-				- 17	88					1								121
CMP CPX	A - M X - M	C9 E0	2	2	CD	4	3	C5 E4	3	22	-					C1	5	2	D 1	5	2	D2	5	2		
CPY	Y - M	CO	2	2		4	3	C4	3	2	15				1.1	t.						-				
CPZ	Z-M	C2	2	2	DC	4	3	D4	3	2		J.						1	2		91			1		100
DEC	M-1 - M Mw-1 - Mw				CE	5	3	C6 C3	6	22	AE	1 1	1		•	Í		1				1				
DEX	X-1-X			-	1	S.,	44			1		1	CA	1	1				1		1	1				
DEY	Y-1-Y Z-1-Z			-1	0			1			1		88	1	!		1.1	I		-	-					
EOR	A exclu or. M - A	49	2	2	40	4	3	45	3	2	10		38	1	,	41	5	2	51	5	2	52	5	2	1.15	
NC	M+1-M		-		EE	5	3	E6	4	2	14	1 1	1		5				1	2	-	<u> </u>	6		100	1
NW	Mw+1-Mw X+1-X						3	EJ	6	2	1		-		1							2				
NY	Y+1-Y	12		1	15		모생	103		14			E8 C8		1			1						10		
NZ	2-1-2		_	_		-	_	-	-	1	-	1	18		1		-	_	-	1			47		0.4	2
JMP JSR	JuMP to new location Jump to SubRoutine				4C 20	3 5	3						1			-		1						4	1	
DA	M-A	A9	2	2	AD	4	3	AS	3	2						A1	5	2	81	5	2	82	5	2	E2	6
DX	M-X	A2	2	2	AE	4	3	A6	3	2			-			-		-	_		_					
LOZ	M-Y M-Z	AG A3	22	22	AC	4	3	A4	3	2																
LSA	0-/70/-C	~		- I	Æ	5	3	46	4	2	4A		1								21				2	
NEG	1-A-A	-	- 6	-	-			-	-	5	42	2 1	-		-			-	1		-	-	-	2	1	
ORA	No OPeration A.or. M - A	09	2	2	00	4	3	05	3	2	11		EA	'	1	01	5	2	11	5	2	12	5	2	1.55	
PHA	A Ma,S -1 S		1		1.0		1	1	10	1			48	3	1		1.0	-	Č.,		1		1	1		
PHP	P - Ms.S -1 - S Mw - Ms.S -2 - S	100	5	-	50	,	3	-	- 10	-	-	-	80	3	1	-	<u>y</u> ly	+	-	-	-		14	-	-	
РНХ	X - Ms.S -1 - S	1	•	3		1	3						DA	3	1						1					
PHY	Y - Ms.S-1 - S	915		1				1					5A	3	1						1					
PLA	2-Ms.S-1-S S+1-S.Ms-A	+		-		-	-	-	1	-			08	3	1	-		-		-	-			-	-	-
PLP	S+1-S.Ms-P												28	3	1	-					3				0-	
PLX	S+1-S,Ms-X	1								1			FA	3	1	1.1					4					
	S+1-5.Ms-7 S+1-5.Ms-Z	-	1979	-	-		-		-	+		-	FB	3	-1	-	-	-			-	1.0	-	-	1952	10
RMB	0 - Mb							(a)		2	+1		1	•	71						1					
	C - /70/ - C C - /70/ - C	1.5.			2E 6E	5		26 66	1	2	2A 6A	1 1	1.0		1						1					
_	C - /150/ - C	-	-	_	EB		2		-	-	-		1	177		11	T	1		1	1	-		1		-
ATI I	ReTurn from Interrupt	1		1			1						40	5	1	-										
TN TS	ReTurn from KerNal ReTurn from Subr												62 50	7	2			1								
SBC	A-M-1+C-A	E9	2	2	ED	3	2	85	3	2	-			-	-	£1	5	2	F1	5	2	F2	5	2	100	-
SEC	1-C					PAN F							38	!	1				4	1		1.22		1		
SED SEE	1-D 1-E												F8 03	2	;			1				•				
(3)	1-1								5	1			_		1						1	1		1		
TA	1-Mb A-M				80		3		4	22						81	4	, .			,	92		1	82	
	X - M				8E		3			2							-	1			•	36	2	-	94	•
TY	Y - M	122			8C	4	3	84	3	2					1			T						1		
	2-M A-B	1		- 1	90	4	3	64	3	2			58		,											
	A-X		÷.,,	1										÷	1			1					1	1	1	
	A-Y	1		1		6	1		2.1	1			AB		1	6.								1		
	A - Z B - A	1		1									48 78		-			1			I					
	X and M - M			i	10	5	3	14	4	2					1			1			1			1		
	A or M - M	Ť.		1	0C	5	3	64	4	2		12				1		1		1.4	1			1		
	S - X S - Y	4 - 1		1000			ţ			1			8A 0B	1 T	-11			1			1					
	x - A	the second	4	l	_	-	1			1			88	1		-					1					1
	x - 5	1		ţ			4 () -			1			9A	۲	1	1				1.18	T			1		
	Y - A Y - S			1			1			ţ,			98 25	1	1						ł.			1		
	Z - A												68	÷.	- 22			- 1			1.					

INST	17	-										DDA	ESSI	NG	HO	DES		-											CO	NDI	TIO	NC	00	S	
Inemonic	1	9P. 1	•		89.	*	-	85.	x		85.	۲		REL	,		AEL		U	ABS)		8	RE		A	IS. X	3	L'ES		1	FLA	GS			100
	OP	N		0	N	•	OP	N	•	OP	N		-	-	•	-			OP	N		OP		• (P	*		N	v	E	8	D	3	z	(
ADC AND ASL ASR	75 35 16 54	344	2 2 2 2	1			7D 30 1E	*	3	79 39	*	3												و القصيم				NNNN	¥			-	*	2 2 2 2 2 2 2	0 000
ASW AUG BIT BBR	34		2				зс	5	3													(c)		3				N 7	6	-	-	:	-	z z	(
BBS BCC BCS BEQ													90	2 2	2	93 83	3	3			-	(C)	4	3				:	:	-	•	:	-	-	
IMI INE IPL IRK			2										F0 30 D0 10	2 2 2 2 2	2 2 2 2	F3 33 D3 13	3 3 3	3								.,	ł	-	:	•	:	:	-		-
BRU (BRA) BSR BVC		-						_					80 50	2	2	83 63 53	3 5 3	3						1		-	1	:	-	-		:	•	2	
LC LC LC			-	•	4								70	2	2	73	3	3	-					+				•	-			- R	-		
	D5	3	2				00	4	3	D9	•	3									1			1					- R -	-	- - -	:	-	z	100
CPY CPZ DEC DEW DEX	06	4	2				DE	5	3											3	1			-					•		•	:	-	z	0
DEY DEZ EOR	55 F6	3	2 2				5D FE	4	3	59		3	12		-				d a	ŝ		ř,						2222	-				•		
NW NX NY NZ		j.									N.				H			9	2		1		K	T		2	1	2222					:	z	1
IMP ISR .DA .DX	85	3	2	86	3		80		3	89 86	4	3							6C 22	57	3			2	C	5	3		:	-			:	ż	
LDY LDZ LSR NEG	84 56	3	2				8C 88 5E	4 4 5	3 3 3																			7 7 8					-	ZZZZ	
NOP DRA PHA PHP	15	3	2				1D	•	3	19	•	3		-			2 2					1 4						N	2				•	z	
HW HX HY HZ							à	Ĩ.				ć				Ę.									÷.	d)	4	:					-		
10 UX											1						•		а. н. 1									N	6	6.5	• }	-	2	1	0
	36 76		22			1	3E 7E		3				2							1226			たの					N - N N	2					2	00
OW TI TN TS						2								-			2												6					2	00.
EC ED EE	FS	3	2				FD	4	3	F9	4	3					i L								i.			N - -	v .		-	s			09.
TX	95	_		96	3	2	90	4		99 98	4	3			GE	ND		1		м	-	Bory	D#*					:			-		s - -	-	
AB AX	94 74	3	22				88 9E		3	1.	5			×	2) 2) 2)	X Inde Y Inde Z Inde Proces	a Reg a Reg a Reg	ister ister		M5 -	E Mer Mer	flecti mory ointe mory	per S	dress lack				N				-	- ;	_	•
AY AZ BA RB					_		-				2.5			S	* : P = :	Base F Stack Hexide	Pointa	Ope		MD - M7 -	-	Nord mory	Bit Bit 7	0900			1	N N N				-			
SB SX SY XA		<u>.</u>													÷.	Numb	er at l	Bytes		(b) = (c) =	Set. Bra	NCH O	0-7) 1) n = 0	07- 87- 0F-	77 F7 78			N				:	-	ž	
XS YA YS ZA			1												1			1	·	(d) +	Brai		n	ar.	FF				: :				: 1	2	

ORDERING INFORMATION

The CSG 65CE02 is available in a plastic 40-pin dual-in-line package with operating frequencies of 2, 4, 6, 8 or 10 MHz. These versions are coded into the part number as follows:

.



For more information contact

Commodore Semiconductor Group

950 Rittenhouse Road Norristown, PA 19403 Tel: 215/666-7950 TWX 510-660-4168 FAX 215/647-0791

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of this product, neither does it convey any license under its patent rights nor the rights of others.