



# 6525 TRI-PORT INTERFACE

#### CONCEPT ...

The 6525 TRI-PORT Interface (TPI) is designed to simplify the Implementation of complex I/O operations in microcomputer systems. It combines two dedicated 8-bit I/O ports with a third 8-bit port programmable for either normal I/O operation or priority interrupt/handshaking control. Depending on the mode selected, the 6525 can provide 24 individually programmable I/O lines or 16 I/O lines, 2 handshake lines and 5 priority interrupt inputs.

#### FEATURES:

- 24 individually programmable I/O lines or 16 I/O lines, 2 handshake lines and 5 interrupt inputs.
- Priority or non-priority interrupts
- Automatic handshaking
- Completely static operation
- Two TTL Drive Capability
- · 8 directly addressable registers
- 1 MHz, 2MHz and 3MHz operation

#### 6525 REGISTERS

•000	RO	PRA – Port Register A
001	R1	PRB – Port Register B
010	R2	PRC – Port Register C
011	R3	DDRA-Data Direction Register A
100	R4	DDRB - Data Direction Register B
101	R5	DDRC - Data Direction Register C
110	R6	CR - Control Register
111	<b>R</b> 7	AIR – Active Interrupt Register
•NC	DTE: RS	2, RS1, RS0 respectively



#### 6525 PIN CONFIGURATION DB7 Vss 1 40 DB6 PAD 39 2 085 PA1 3 38 DB4 PA2 4 37 083 PA3 5 36 PA4 35 DB2 6 081 PA5 34 7 PAG 33 D80 8 32 PC7 PA7 9 31 PC6 PBO 10 P81 11 30 PC5 PC4 29 PB2 12 P83 13 28 PC3 PC2 27 PB4 14 PB5 15 26 PC1 PCO PB6 16 25 RSO PB7 17 24 RS1 ĈŚ 18 23 R/W 22 RS2 19 RES 20 21 VDD











#### MAXIMUM RATINGS

Supply Voltage, VCC Input/Output Voltage, VIN Operating Temperature, TOP Storage Temperature, TSTG -0.3V to +7.0V -0.3V to +7.0V 0°C to 70°C -55°C to 150°C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CHARACTERISTIC	SYMBOL	MIN	түр	MAX	UNIT
Input High Voltage (Normal Operating Levels)	νін	+ 2.0	1.5	Vcc	i.
Input Low Voltage (Normal Operating Levels)	VIL	-0.3	1.2	+08	
Input Leakage Current Vin <u>– 0 to 5.0 V</u> WRITE, RES, CS, RS2-RS0	μN	0	± 1.0	± 2.5	× 1
Three-State (Off-State) Input Current (Vin = 0.4 to 2.4 V V <sub>CC</sub> = max) D0-07, PA0-P7, PB0-PB7, PC0-PC7	ITSI	0	± 20	± 10	<u>р.</u> 4.
Output High Voltage {VCC - min, Load - 200 µA)	∨он	2.4	3.5,	⊻сс	Ŷ
Output Low Voltage (VCC = min, Load = 3.2 mA)	VOL	VSS	0.2	0.4	v
Output High Current (Sourcing) {VOH = 2.4 V)	юн	-200	-1000	-	, ×
Output Low Current (Sinking) / (Vo) = 0.4 V)	lol	32	-	-	124
Supply Current	JO1	-	50	100	цA
Input Capacitance (V <sub>in</sub> 0V, T <sub>A</sub> = 25°C, 1 = 1.0 MHz) <u>D0-D7, PA0-PA7, PB0-PB7, PC0-PC7</u> WRITE, RES, RS2-RS0, CS	Cin	_	7	10	t-I
Output Capacitance (V <sub>in</sub> = 0V, T <sub>A</sub> = 25°C, f = 1.0 MHz)	Cout		7	10	1.7

#### CHARACTERISTICS (VCC = 5.0 V $\pm$ 5%, VSS = 0V, TA = 0° to 70°C)

Note: Negative sign indicates outward current flow, positive indicates inward flow.









### READ CYCLE TIMING

		65	25	652	25A	652		
Symbol	Characteristic	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
TRC	Read Cycle	450	-	225	-	165		ns
TACC	Access Time <sup>1</sup>	-	450	-	225	<b></b>	155	ns
тсо	CS to Output Valid	-	270		120		70	ns
TACS	RS to CS Set Up	0	-	o	-	0	-	ns
ТАСН	RS to CS Hold	0	-	0		0	—	ns
TACS	R/W high to CS Set Up	0	—	o	-	0	—	ns
TRCH	R/W high to CS Hold	0	-	0	-	0	-	ns
TOTD	CS to Output off Delay	20	120	20	120	20	100	ns
TPDS	Port Input Sel Up	120	-	60		40	-	ns
Тррн	Port Input Hold	150	-	150	-	150	-	ns

NOTE 1 - Access time measured from later of R/W high or RS stable.

#### WRITE CYCLE TIMING

		65		652		652		
Symbol	Characteristic	MIN	MAX	MIN	MAX	MIN	MAX	UN1'S
TWC	Write Cycle	450		225	-	165		n:
TACS	RS to CS Set Up	0	-	0	-	0	-	nı
TACH	RS to CS Hold	0	-	D	-	0		ng
TWCS	R/W low to CS Set Up	0		0	-	0		n:
Тусн	R/W low to CS Hold	0		0	-	0	-	n
TDS	Data Bus to CS Set Up	150		100		50	-	fe
тон	Data Bus to CS Hold	0	-	0 -	—	0		De .
TCPD	CS to Port Out Delay		1000	-	500	-	330	65
TCSP	CS Pulse Width	420	-	200	-	150	-	L'S

NMOS

## MPS 6525

#### 6525 INTERNAL REGISTERS

ADDRESS			REGISTER BITS								REGISTER NAME	COMMENT	
RS 2	RSI	RSO	мс	07	D6	05	04	03	D2	01	DO		·····
0	0	0	x	PA7	PAG	PA5	PA4	PAg	PA2	PAI	PAO	Port Register A (PRA)	
0	0	1	X	P87	P86	PBS	P84	PB3	PB2	PB1	PB0	Port Register 8 (PRB)	
0	1	0	0	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PCO	Port Register C (PRC)	
0	1	0	1	CB	CA	IRO	IL4	IL3	IL2	IL1	ILO	Port Register C (PRC)	Handshake and Interrupt Latches (MODE 1)
0	1	1	x	DA7	DA6	DA5	DA4	DA3	OA2	DA1	DAO	Data Direction Register A (DDRA)	0=input; 1=Output
1	0	0	x	DB7	086	D85	084	DB3	082	08 <sub>1</sub>	DB <sub>0</sub>	Data Direction Register B (DDRB)	0=inpul; I=Output
1	0	1	0	DC7	DC6	DC5	DC₄	DC3	DC2	DC1	DCO	Data Direction Register C (DDRC)	0=Input; 1=Output;MODE 0;
1	0	1	1	_	-	-	Ma	Ma	M <sub>2</sub>	M	Mo	Interrupt Mask Register	0=Mask, 1=Enable (MODE 1)
1	1	0	x	CB,	CB <sub>0</sub>	CAL	CAO	184	IE3	IP	MC	Control Register (CR)	Mode Selected by MC
1	1	1	1				Ala	Ala	AI2	AL	Alo	Active Interrupt Register (AIR)	

#### 6525 FUNCTIONAL DESCRIPTION

#### Control Register (CR)

The bits of the control register select the various operating modes of the 6525. Although the exact function of each bit is explained throughout the functional description, the functions are summarized here for convenience.

CONTROL REGISTER BIT	7	6	5	4	3	2	1	0
FUNCTIONAL DESIGNATION	СВ1	CB <sub>0</sub>	CA1	CA0	184	ιEg	۱P	мС
<u></u>	۱	1	L	1		Ī	1	
C8 Line Control								
CA Line Control				J				
14 Active Edge Select				4				
13 Active Edge Select								
Interrupt Priority								
Mode Control								

#### MODE 0 - (MC=0)

In Mode 0, three 8 bit bi-directional ports (A, B, C) are available on the 6525. Each port has two associated read/ write registers:

#### Data Direction Registers (DDRA, DDRB, DDRC)

Each bit of the data direction registers controls the corresponding pin of the associated port as follows:

DDR bit	Direction of port pin
0	Input (Output driver disacted)
1	Output.Output driver enabled

#### Port Registers (PRA, PRB, PRC)

Reading the Port Register returns the logic states of the associated port pins. The pin voltage levels must meet the  $V_{IH}$  and  $V_{IL}$  specification limits to ensure valid data. (Excessive loading of the output driver may cause the data read to differ from the expected output.) If the port pin is programmed as an output by the DDR, the output driver is set to the last data written to the corresponding PR bit.

#### MODE 1 - (MC=1)

In Mode 1, the 6525 provides 2 8-bit bi-directional ports (A and B) as in Mode 0. By writing MC=1, Port C is automatically converted to a 5 level priority interrupt controller with interrupt output (IRO) and a handshake control line for each port (CA and CB).

	263576777							
MODE O PIN NAMES	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PCO
MODE 1 PIN NAMES	CB	CA	IRO	14	13	12	n	10

#### Port Register C - PRC (Mode 1)

All bits of the PRC can be read as in Mode 0 but the state of the interrupt latches, rather than the interrupt pins, is returned in the five low order bits of PRC. Writing "0" to a PRC bit clears the corresponding interrupt latch but has no effect on the CA, CB, or IRO outputs. Writing "1" to a PRC bit has no effect on Mode 1.

MODE 0 BIT NAMES .	PC7	PC <sub>6</sub>	PC5	PC4	PC3	PC2	PC1	PC <sub>0</sub>
MODE I BIT NAMES	CB	CA	IRO	iL4	IL3	IL2	IL1	ILO





#### CA and CB Outputs - (PC6 and PC7)

CA and CB may be used as general purpose outputs or as data transfer signals for ports A and B. The operation of CA and CB is selected as follows:

CAI	CAO	CA OUTPUT MODE	CB1	C80	CB OUTPUT MODE
0	0	Set high by active transition of I3. Reset low by reading PRA	0	0	Set low by writing PRB. Reset high by active transition of 14.
0	1	Pulses low for at least 500 ns after reading PRA.	0	1	Pulses low for all least 500 ns after writing PRB.
1	0	CA IOW	1	0	CB low
1	1	CA high	1	1	CB high

### IRQ Output - (PC5)

The Interrupt Request is set low when an unmasked interrupt (see below) is activated. IRO is reset high by reading the Active Interrupt Register (AIR). The IRO output has an open drain to allow wire AND tying of multiple outputs.

#### 14, 13, 12, 11, 10 inputs - (PC4-PC0)

The five low order pins of Port C are interrupt inputs in Mode 1. A negative (high to low) transition on 12, 11 or 10 sets the corresponding latch in PRC to indicate an interrupt, while either transition of 13 or 14 can be selected to set its latch as follows:

E3	13 EDGE SELECTION	164	14 EDGE SELECTION
1	13 sets IL3 latch on negative (hi-low) transition. 13 sets IL3 latch as positive (low-hi) transition.		14 sets IL4 latch on negative transition. 14 sets IL4 latch on positive transition.

#### Interrupt Mask Register (DDRC in Mode 1)

In Mode 1, the five low order bits of the DDRC are utilized as interrupt mask bits of the five corresponding interrupt latches. Writing a "1" to the mask register enables the corresponding interrupt latch to initiate an interrupt while a "0" masks the interrupt latch output. Masking does not prevent the interrupt latch from being set by an active input transition. The interrupt mask register can be read and written.

#### Active Interrupt Register (AIR)

The five low order bits of the AIR contain the present interrupt status of the 6525. A "1" in a bit of the AIR indicates that the corresponding interrupt is active. Reading the AIR clears all AIR bits and resets any interrupt latch which had set a bit in the AIR. READING AND WRITING OF THE AIR AFFECTS THE INTERRUPT PRIORITY STACK. Therefore, the AIR should be accessed only in strict accordance to the following rules:

- 1. READ THE AIR ONLY TO INDICATE BEGINNING OF INTERRUPT SERVICE.
- 2. WRITE THE AIR ONLY TO INDICATE CONCLUSION OF INTERRUPT SERVICE.

#### DESCRIPTION OF PRIORITY INTERRUPT OPERATION

#### No Priority Operation Selected - (IP=0)

When an active transition occurs on an interrupt input (see 14-10), the corresponding interrupt latch is set. If this latch is not masked, the corresponding bit of the AIR is set, IRO (PC5) is activated low, and other interrupt latches are prevented from setting new bits in the AIR. After reacting the AIR, the interrupt latch corresponding with the bit set in the AIR is cleared to await new input and IRO is reset high. Any interrupt latches remaining set will now restart this interrupt sequence. If multiple interrupts have been received in the interim, multiple bits will be set in the AIR and all corresponding interrupt latches will be cleared when the AIR is read. Therefore, software must recognize the occurrence of multiple interrupts when no priority operation is selected

#### Priority Operation Selected - (IP=1)

The five interrupt inputs have a fixed priority: 14 > 13 > 12 > 11 > 10. When priority operation is selected, only the highest priority interrupt is placed in the AIR, ensuring only one bit set in the AIR at any time. When an interrupt occurs, the corresponding interrupt latch is set as before but is then compared with the present active interrupt, the new bit in the AIR is set and IRQ is activated low. When AIR is read, the contents of the AIR are pushed onto a slevel stack for comparison with subsequent interrupts and AIR is cleared.

After servicing the new interrupt, the processor multiwrite to the AIR (clearing the AIR) to instruct the 6525 that this interrupt service is complete. The previous interrupt service is then recalled (popped) to the top of the stack to be used for evaluating new interrupt inputs. Interrupts of lesser priority than the active interrupt are masked until all higher level interrupts are acknowledged and completed by the processor (as indicated by AIR reads and writes). We mall higher priority interrupts have been serviced, the 6505 will allow a lower priority interrupt to indicate a new interrupt sequence.

The following examples illustrate the priority interrupt operation:

- A. Single Interrupt
  - 1. Interrupt received by negative transition on in.
  - 2. Interrupt latch 1 (IL1) is set.
  - 3. Bit A1 set in AIR.
  - 4. IRQ activated low.
  - Processor responds by reading AIR to determine which interrupt occurred.
  - 6. AIR is pushed onto interrupt stack and late 1 is cleared.
  - 7. AIR is cleared and IRO reset high.
  - 8. Upon completion of service, processor writes the ALR.
  - Interrupt stack is popped, restoring previous interrupt status.





- B. Lower priority interrupt received during active interrupt
  1. (1 received and latched.
  - 2. At is set and IRO activated low.
  - 3. Processor reads AIR to determine 11 is active.
  - 4. AIR pushed onto stack and IL1 cleared.
  - 5. AIR cleared and IRQ reset high.
  - 6. Processor is servicing 11 while 10 occurs and sets ILo.
  - Interrupt stack prevents lower priority IL0 from initiating a new interrupt.
  - Upon completion of 11 service, processor writes to AIR, popping 11 interrupt out of stack.
  - 9. ILO is now permitted to initiate a new interrupt service.
- C. Higher priority interrupt received during active interrupt
  - 1. Interrupt I1 received and latched.
  - 2. A1 is set and IRO activated low.
  - 3. Processor reads AIR to determine 11 is active.
  - 4. AIR is pushed onto stack and IL1 cleared.
  - 5. AIR cleared and IRQ reset high.
  - 6. Processor is servicing 11 when 12 occurs and sets IL2.
  - A2 is set and IRQ activated low because IL2 has higher priority than 11 in stack.
  - 8. Processor recognizes interrupt request and calls interrupt service routine.
  - 9. Processor reads AIR to determine 12 is active.
  - 10. New AIR is pushed onto interrupt stack and IL2 cleared.
  - 11. AIR cleared and IRO reset high.
  - 12. Processor services 12.
  - Upon completion of 12 service, processor writes to AIR popping 12 interrupt from stack, restoring 11 status to top of stack (still preventing an 10 interrupt).
  - Processor return from interrupt resumes services of suspended 11 routine.
  - Upon completion of 11, processor writes to AIR, popping 11 interrupt from stack, leaving no active interrupts.

#### **8525 INTERFACE AND CONTROL**

#### Initialization

A low on the RES pin clears all 6525 internal registers. This puts the 6525 in Mode 0 with all three ports selected as inputs (floating), preventing any conflicts on the bi-directional port lines. For port pins to be used as outputs, the desired output data may be written to the port register before enabling the output driver. This sequence can eliminate undesired output conditions when the outputs are enabled via the DDR. When selecting Mode 1, all interrupt inputs and IE3, IE4 must be stable before writing MC bit to "1." If this can not be ensured, the interrupt latches (PRC4-PRC0) should be cleared by writing 0 to PRC alter MC-1 and before unmasking the interrupt latches. Similarly, if CA and CB are to be used as data transfer handshake lines, no PRA reads or PRB writes should occur after RES or before actual data transfers are to begin.

#### Processor Interface

The 6525 is a fully static device with interface characteristics similar to a static RAM. To read, the RS and R/W lines are stabilized and then  $\overline{CS}$  is switched low, gating the desired register onto the system data bus. (In 650X systems,  $\overline{CS}$  may be gated with Ø2). The system timing must accommodate both the TACC (address) and TCO (chip select) delays before requiring valid data. To write to the 6525, similar timing is required, with the processor providing valid write data at least DS before  $\overline{CS}$  switches high. To guarantee proper operation of the 6525, THE R/W LINE MUST BE STABLE ANY TIME  $\overline{CS}$  IS LOW.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising ot of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.