

## MCS6520 PERIPHERAL ADAPTER

### DESCRIPTION


The MCS6520 Peripheral Adapter is designed to solve a broad range of peripheral control problems in the implementation of microcomputer systems. This device allows a very effective trade-off between software and hardware by providing significant capability and flexibility in a low cost chip. When coupled with the power and speed of the MCS6500 family of microprocessors, the MCS6520 allows implementation of very complex systems at a minimum overall cost.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each of these lines can be programmed to act as either an input or an output. In addition, four peripheral control/interrupt input lines are provided. These lines can be used to interrupt the processor or for "hand-shaking" data between the processor and a peripheral device.

- High performance replacement for Motorola/AMI/MOSTEK/Hitachi peripheral adapter.
- N channel, depletion load technology, single +5V supply.
- Completely Static and TTL compatible.
- CMOS compatible peripheral control lines.
- Fully automatic "hand-shake" allows very positive control of data transfers between processor and peripheral devices.

### MCS6520

VSS	1	40	CA1
PA0	2	39	CA2
PA1	3	38	IRQA
PA2	4	37	IRQB
PA3	5	36	RS0
PA4	6	35	RS1
PA5	7	34	RES
PA6	8	33	D0
PA7	9	32	D1
PB0	10	31	D2
PB1	11	30	D3
PB2	12	29	D4
PB3	13	28	D5
PB4	14	27	D6
PB5	15	26	D7
PB6	16	25	O2
PB7	17	24	CS1
CB1	18	23	CS2
CB2	19	22	CS0
VCC	20	21	R/W



Basic MCS6520 Interface Diagram

## SUMMARY OF MCS6520 OPERATION

See MOS TECHNOLOGY Microcomputer Hardware Manual for detailed description of MCS6520 operation.

### CA1/CBI CONTROL

<u>CRA (CRB)</u>		<u>Active Transition of Input Signal*</u>	<u>IRQA (IRQB) Interrupt Outputs</u>
<u>Bit 1</u>	<u>Bit 0</u>		
0	0	negative	Disable--remain high
0	1	negative	Enable--goes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1)
1	0	positive	Disable--remain high
1	1	positive	Enable--as explained above

\*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

### CA2/CB2 INPUT MODES

<u>CRA (CRB)</u>			<u>Active Transition of Input Signal*</u>	<u>IRQA (IRQB) Interrupt Output</u>
<u>Bit 5</u>	<u>Bit 4</u>	<u>Bit 3</u>		
0	0	0	negative	Disable--remains high
0	0	1	negative	Enable--goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2)
0	1	0	positive	Disable--remains high
0	1	1	positive	Enable--as explained above

\*Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).

### CA2 OUTPUT MODES

<u>CRA</u>			<u>Mode</u>	<u>Description</u>
<u>Bit 5</u>	<u>Bit 4</u>	<u>Bit 3</u>		
1	0	0	"Handshake" on Read	CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor.
1	0	1	Pulse Output	CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken.
1	1	0	Manual Output	CA2 set low
1	1	1	Manual Output	CA2 set high

### CB2 OUTPUT MODES

<u>CRB</u>			<u>Mode</u>	<u>Description</u>
<u>Bit 5</u>	<u>Bit 4</u>	<u>Bit 3</u>		
1	0	0	"Handshake" on Write	CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device.
1	0	1	Pulse Output	CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available.
1	1	0	Manual Output	CB2 set low
1	1	1	Manual Output	CB2 set high



# MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage	$V_{CC}$	-0.3 to +7.0	V <sub>dc</sub>	This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.
Input Voltage	$V_{in}$	-0.3 to +7.0	V <sub>dc</sub>	
Operating Temperature Range	$T_A$	0 to +70	°C	
Storage Temperature Range	$T_{stg}$	-55 to +150	°C	

STATIC D.C. CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage (Normal Operating Levels)	$V_{IH}$	+2.0	-	$V_{CC}$	V <sub>dc</sub>
Input Low Voltage (Normal Operating Levels)	$V_{IL}$	-0.3	-	+0.8	V <sub>dc</sub>
Input Threshold Voltage	$V_{IT}$	0.8	-	2.0	V <sub>dc</sub>
Input Leakage Current	$I_{IN}$	-	+1.0	+2.5	μA <sub>dc</sub>
$V_{in} = 0$ to 5.0 V <sub>dc</sub> R/W, Reset, RS $\bar{0}$ , RS1, CS $\bar{0}$ , CS1, CS $\bar{2}$ , CA1, CB1, $\phi$ 2					
Three-State (Off State) Input Current	$I_{TSI}$	-	+2.0	+10	μA <sub>dc</sub>
( $V_{in} = 0.4$ to 2.4 V <sub>dc</sub> , $V_{CC} = \text{max}$ ) D $\bar{0}$ -D7, PB $\bar{0}$ -PB7, CB2					
Input High Current	$I_{IH}$	-100	-250	-	μA <sub>dc</sub>
( $V_{IH} = 2.4$ V <sub>dc</sub> ) PA $\bar{0}$ -PA7, CA2					
Input Low Current	$I_{IL}$	-	-1.0	-1.6	mA <sub>dc</sub>
( $V_{IL} = 0.4$ V <sub>dc</sub> ) PA $\bar{0}$ -PA7, CA2					
Output High Voltage	$V_{OH}$	2.4	-	-	V <sub>dc</sub>
( $V_{CC} = \text{min}$ , $I_{Load} = -100 \mu\text{A}_{dc}$ )					
Output Low Voltage	$V_{OL}$	-	-	+0.4	V <sub>dc</sub>
( $V_{CC} = \text{min}$ , $I_{Load} = 1.6 \text{ mA}_{dc}$ )					
Output High Current (Sourcing)	$I_{OH}$	-100	-1000	-	μA <sub>dc</sub>
( $V_{OH} = 2.4$ V <sub>dc</sub> )					
( $V_O = 1.5$ V <sub>dc</sub> , the current for driving other than TTL, e.g., Darlington Base) PB $\bar{0}$ -PB7, CB2		-1.0	-2.5	-	mA <sub>dc</sub>
Output Low Current (Sinking)	$I_{OL}$	1.6	-	-	mA <sub>dc</sub>
( $V_{OL} = 0.4$ V <sub>dc</sub> )					
Output Leakage Current (Off State) $\overline{\text{IRQA}}$ , $\overline{\text{IRQB}}$	$I_{off}$	-	1.0	10	μA <sub>dc</sub>
Power Dissipation	$P_D$	-	200	500	mW
Input Capacitance	$C_{in}$	-	-	10	pF
( $V_{in} = 0$ , $T_A = 25^\circ\text{C}$ , $f = 1.0 \text{ MHz}$ )					
D $\bar{0}$ -D7, PA $\bar{0}$ -PA7, PB $\bar{0}$ -PB7, CA2, CB2		-	-	7.0	
R/W, Reset, RS $\bar{0}$ , RS1, CS $\bar{0}$ , CS1, CS $\bar{2}$ , CA1, CB1, $\phi$ 2		-	-	20	
Output Capacitance	$C_{out}$	-	-	10	pF
( $V_{in} = 0$ , $T_A = 25^\circ\text{C}$ , $f = 1.0 \text{ MHz}$ )					

NOTE: Negative sign indicates outward current flow, positive indicates inward flow.

FIGURE 1 - READ TIMING CHARACTERISTICS





FIGURE 2 — WRITE TIMING CHARACTERISTICS



## A.C. CHARACTERISTICS

Read Timing Characteristics (Figure 1, Loading 130 pF and one TTL load)

Characteristics	Symbol	Min	Typ	Max	Unit
Delay Time, Address valid to Enable positive transition	$T_{AEW}$	180	-	-	ns
Delay Time, Enable positive transition to Data valid on bus	$T_{EDR}$	-	-	395	ns
Peripheral Data Setup Time	$T_{PDSU}$	300	-	-	ns
Data Bus Hold Time	$T_{HR}$	10	-	-	ns
Delay Time, Enable negative transition to CA2 negative transition	$T_{CA2}$	-	-	1.0	us
Delay Time, Enable negative transition to CA2 positive transition	$T_{RS1}$	-	-	1.0	us
Rise and Fall Time for CA1 and CA2 input signals	$t_r, t_f$	-	-	1.0	us
Delay Time from CA1 active transition to CA2 positive transition	$T_{RS2}$	-	-	2.0	us
Rise and Fall Time for Enable input	$t_{rE}, t_{fE}$	-	-	25	us

Write Timing Characteristics (Figure 2)

Characteristics	Symbol	Min	Typ	Max	Unit
Enable Pulse Width	$T_E$	0.470	-	25	us
Delay Time, Address valid to Enable positive transition	$T_{AEW}$	180	-	-	ns
Delay Time, Data valid to Enable negative transition	$T_{DSU}$	300	-	-	ns
Delay Time, Read/Write negative transition to Enable positive transition	$T_{WE}$	130	-	-	ns
Data Bus Hold Time	$T_{HW}$	10	-	-	ns
Delay Time, Enable negative transition to Peripheral Data valid	$T_{PDW}$	-	-	1.0	us
Delay Time, Enable negative transition to Peripheral Data Valid, CMOS ( $V_{CC} - 30\%$ ) PA0-PA7, CA2	$T_{CMOS}$	-	-	2.0	us
Delay Time, Enable positive transition to CB2 negative transition	$T_{CB2}$	-	-	1.0	us
Delay Time, Peripheral Data valid to CB2 negative transition	$T_{DC}$	0	-	1.5	us
Delay Time, Enable positive transition to CB2 positive transition	$T_{RS1}$	-	-	1.0	us
Rise and Fall Time for CB1 and CB2 input signals	$t_r, t_f$	-	-	1.0	us
Delay Time, CB1 active transition to CB2 positive transition	$T_{RS2}$	-	-	2.0	us