COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road, Norristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

HMOS

6510 MICROPROCESSOR WITH I/O

DESCRIPTION

The 6510 is a low-cost microprocessor capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0001 and the Data-Direction Register at Address 0000. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.

The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

FEATURES OF THE 6510 ...

- 8-Bit Bi-Directional I/O Port
- Single +5 volt supply
- HMOS, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack

- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2MHz and 3 MHz operation
- Use with any type or speed memory
- 4 MHz operation availability expected in 1986.

PIN CONFIGURATIONS

										-	
Ø1 IN	1	40	RES	RES	1	40	Ø ₂ IN	RES	1	40	Ø ₂ OUT
RDY	2	39	Ø ₂ OUT	Ø ₁ IN	2	39	R/W	Ø2 IN	2	39	R/W
IRQ	3	38	R/W	IRQ	3	38	DB0	IRQ	3	38	DB0
NMI	4	37	DB ₀	AEC	4	37	DB1	AEC	4	37	DB1
AEC	5	36	DB1	Vcc	5	36	DB ₂	VCC	5	36	DB ₂
VCC	6	35	DB ₂	A ₀	6	35	DB3	Ao	6	35	DB3
Ao	7	34	DB3	A ₁	7	34	DB4	A ₁	7	34	DB ₄
At	8	33	DB_4	A ₂	8	33	DB ₅	A ₂	8	33	DB5
A ₂	9	32	DB5	A ₃	9	32	DB ₆	A ₃	9	32	DB ₆
A ₃	10 651	0 31	DB ₆	A ₄	10 6510-1		DB7	A ₄	10 6510-2	31	DB7
A ₄	11	30	DB7	A_5	11	30	Po	A ₅	11	30	P ₀
A ₅	12	29	Po	A ₆	12	29	P ₁	A ₆	12	29	P ₁
A ₆	13	28	P ₁	A ₇	13	28	P ₂	A ₇	13	28	P2
A ₇	14	27	P ₂	A ₈	14	27	P ₃	A ₈	14	27	P ₃
A ₈	15	26	P3	A ₉	15	26	P ₄	A ₉	15	26	P ₄
A ₉	16	25	P ₄	A10	16	25	P ₅	A10	16	25	P ₅
A ₁₀	17	24	P ₅	A ₁₁	17	24	P ₆ .	A ₁₁	17	24	P ₆
A11	18	23	A ₁₅	A ₁₂	18	23	P ₇	A ₁₂	18	23	P7
A ₁₂	19	22	A ₁₄	A ₁₃	19	22	A ₁₅	A ₁₃	19	22	A ₁₅
A ₁₃	20	21	V _{SS}	VSS	20	21	A ₁₄	Vss	20	21	A14
								100			

......



6510 CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V _{CC}	-0.3 to + 7.0	Vdc
INPUT VOLTAGE	Vin	-0.3 to $+7.0$	Vdc
OPERATING TEMPERATURE	Т _А	0 to + 70	С
STORAGE TEMPERATURE	TSTG	-55 to + 150	C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (Vcc = 5.0V \pm 5%, Vss = 0, T_A = 0° to + 70°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	V _{CC} - 0.2 2.4 - 2.0		Vcc + 1.0V -	Vdc Vdc Vdc
Input Low Voltage	VIL			0.4 0.2 0.8	Vdc Vdc Vdc
Input Leakage Current $(V_{in} = 0 \text{ to } 5.25 \text{V}, \text{Vcc} = 5.25 \text{V})$ Logic $\mathcal{O}_1, \mathcal{O}_2(\text{in})$	lin			2.5 100	Ац Ац
Three State (Off State) Input Current (V_{in} =0.4 to 2.4V, Vcc = 5.25V) DB ₀ -DB ₇ , A ₀ -A ₁₅ , R/W	ITSI		_	10	Au
Output High Voltage (I _{OH} = -100μ Adc, Vcc = 4.75V) Data, A0-A15, R/W, P _J -P;	VOH	2.4	_	_	Vdc
Out Low Voltage ($I_{OL} = 1.6mAdc$, Vcc = 4.75V) Data, A0-A15, R/W, P ₃ -P ₇	VOL	_	_	0.5	Vdc
Power Supply Current	ICC	_	-	130	mA
Capacitance $V_{in} = 0$, $T_A = 25$ C, $f = 1$ MHz) Logic, P_3 - P_7	C C _{in}	_	_	10	pF
Data A0-A15. R/W	Cout	_	_	15 12	
Ø. Ø_	CØ: CØ:		30 50	50 80	



4

÷



AC CHARACTERISTICS

1 MHz TIMING

2 MHz TIMING

3 MHz TIMING

•

ELECTRICAL CHARACTERISTICS (VCC = 5V \pm 5%. VSS = 0V. T_A = 0 - 70 C) Minimum Clock Frequency = 50 KHz

CLOCK TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	Тсус	1000	-	-		500	-	-	333	_	-	ns
Clock Pulse Width Ø1 IN Measured at VCC-0.2V) Ø2 IN	PWHØ1 PWHØ2	430 470	-	-		215 235			150 160	-	-	ns ns
Fall Time. Rise Time Ø1 IN, Ø2 IN Measured from 0.2V to VCC-0.2V)	T _F , T _R	-	-	10		-	-	10	_	-	10	ns
Delay Time between Clocks Measured at 0.2V) 6510-1	тр	0	-	-]	0	-		0		_	ns
Ø1 in Pulse Width (Measured at 1.5V)	PWØ1	460	-	520	1	240	-	260	170	-	180	ns
Ø2 OUT Pulse Width* Measured at 1.5V)	PWØ2	420	-	510		200		250	130	-	170	ns
Ø2 OUT Rise, Fall Time Measured 0.4V to 2.0V)*	T _R , T _F	-	-	25	1		-	25		-	25	ns

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.		MIN.	TYP.	MAX.	MIN.	ТҮР.	MAX.	UNITS
Read/Write Setup Time from 6510	TRWS	_	100	300		-	100	150	~	100	110	กร
Address Setup Time from 6510	TADS	_	100	300		-	100	150	-	100	125 •	ns
Memory Read Access Time	TACC	-	-	575		-	-	300	-	—	170	ns
Data Stability Time Period	T _{DSU}	100	_	-		60	—	-	40	-		ns
Data Hold Time-Read	THR	10	_			10	_	_	10		-	ns
Data Hold Time-Write	тнм	10	30	-		10	30	-	10	30		กร
Data Setup Time from 6510	TMDS	-	150	200		-	75	100	-	75	90	ns
Address Hold Time	тна	10	30	-		10	30	-	10	30	-	ns
R/W Hold Time	THRW	10	30	-]	10	30	-	10	30	-	ns
Delay Time, Ø2 negative transition to Peripheral Data vaiid	TPDW	_	_	300			_	150	-	_	125	ns
Peripheral Data Setup Time	TPDSU	300	-	-		150	_	-	100	-	-	ns
Address Enable Setup Time	TAES	-	-	75		~	-	75	-	-	75	ns
Data Enable Setup Time	TDES	_	-	120		-	-	120	-	-	120	ns
Address Disable Hold Time*	TAED	_		120			-	120	-	-	120	ns
Data Disable Hold Time*	TDED	_	-	130		_	-	130	-	_	130	ns
Peripheral Data Hold Time	TPDH	30	-	-		20	-	-	10	_	-	ns

*Note - 1 TTL Load, CL=30 pF

.

.

SIGNAL DESCRIPTION

Clocks (\emptyset_1, \emptyset_2)

The 6510 requires either a two phase non-overlapping clock that runs at the Vcc voltage level, or an external control for the internal clock generator.

Address Bus (A₀-A₁₅)

The three state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D₀-D₇)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The micorprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE. and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus, R/W, and Data Bus are valid only when the Address Enable Control line is high. When low, the Address Bus, R/W and Data Bus are in a highimpedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (Po-P7)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING - In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING - In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency

INDEXED ZERO PAGE ADDRESSING - (X, Y indexing) - This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEX ABSOLUTE ADDRESSING - (X, Y indexing) - This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

INSTRUCTION SET - ALPHABETIC SEQUENCE

- ADS Add Memory to Accumulator with Carry
- AND
- "AND" Memory with Accumulator Shift left One Bit (Memory or Accumulator) ASL
- BCC Branch on Carry Clear
- Branch on Carry Set BCS
- Branch on Result Zero BEQ
- Test Bits in Memory with Accumulator BIT
- Branch on Result Minus BMI Branch on Result not Zero
- BNE Branch on Result Plus BPL
- BRK Force Break
- Branch on Overflow Clear BVC
- BVS Branch on Overflow Set
- CLC Clear Carry Flag
- CLD Clear Decimal Mode
- CLI Clear Interrupt Disable Bit CLV Clear Overflow Flag
- CMP Compare Memory and Accumulator
- Compare Memory and Index X CPX
- Compare Memory and Index Y CPY
- DEC Decrement Memory by One
- Decrement Index X by One DEX
- Decrement Index Y by One DEY
- EOR "Exclusive or' Memory with Accumulator
- INC Increment Memory by One INX
- Increment Index X by One Increment Index Y by One INY
- .IMP Jump to New Location
- Jump to New Location Saving Return Address **JSR**

IMPLIED ADDRESSING - In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of-the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index. register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT - The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

- LDA Load Accumulator with Memory
 - LDX Load Index X with Memory
 - LDY Load Index Y with Memory
 - LSR Shift One Bit Right (Memory or Accumulator)
 - NOP No Operation
 - ORA "OR" Memory with Accumulator
 - PHA Push Accumulator on Stack
 - Push Processor Status on Stack PHP
 - PLA Pull Accumulator from Stack
 - PLP Pull Processor Status from Stack
 - ROL Rotate One Bit Left (Memory or Accumulator)
 - ROR Rotate One Bit Right (Memory or Accumulator)
 - RTI Return from Interrupt
- RTS Return from Subroutine
- SBC Subtract Memory from Accumulator with Borrow
- SEC Set Carry Flag SED
- Set Decimal Mode SEI.
- Set Interrupt Disable Status STA Store Accumulator in Memory
- STX Store Index X in Memory
- STY Store Index Y in Memory
- TAX Transfer Accumulator to Index X
- TAY Transfer Accumulator to Index Y
- TSX Transfer Stack Pointer to Index X
- TXA Transfer Index X to Accumulator TXS
- Transfer Index X to Stack Register Transfer Index Y to Accumulator TYA

. ...

PROGRAMMING MODEL

,



INSTRUCTION SET-OP CODES, Execution Time, Memory Requirements

			INSTRUCTIONS	Г	INNED	IATE	ABSO	LUTE	ZE	RO PN	GE	ACC	UM.		PLED		IND.	X)	10	NOI.	Y	Z	PAGE.	X	AB	5. X	T	ABS	L Y	T	RELAT	IVE	T	NDIRE	CT	ZI	PAGE.	T	CO	NOF	TION	001	DES	
	NEMON	FIC	OPERATION	- 10	OP N	=	OPI	1 =	-	_		OP I	1 =	OP	NI				OP	1.	-	CP	11	=	p.	. 1 :	: 0	P	. =	DF	1.10	1 =	OF	1.		OP	1	2	٢.	Z	0	E.	Č.	7
4	5	3	4 + M + C + A	J 6	69 2	2	6D 4	1 3	65	3	2	-	+	1		6	5	2	71	5	2	75	4	2 1	TOT.	1 3	3 75	1	13	+	1-	1	1	+-	t	T	\square					-	- 1	1
A	٢.	0	$4 + 10 \rightarrow 4$.3. 3	29 2	2	22 3	1 3	25	3	2					2	A	1:	31	4	2	35	4	2	D	1	3 3	914	13	1	1	Ł	Ł			f					-		-	- 1
A	S								10000			04 3					1							2										1			11			. ,		-		- 1
Ξ	С	С	BRANCH ON C : 0	2.													1	1								T				00	2 2	2							-	2	-	-		.]
В	С	S	BRANCH ON C = 1	2		11	1			11			1	1	1	1	1	1	1	1				Ì	1			1		8	0/2	12					11		-	8	-	-	æ .	-
В	E	14	9941CH C112 - 1	2	-	1	-	1	1		-		1			+	t	T	1		1		1		+	+	+	t	+	FC	2 10	2	1	1			\square	-	-	- 1	-	-	-	-1
в	1	7	4 ± 9				20 4	13	24	3	2							1	1										1							1			1.4-		4.5	-	~ N	1.
8	1.1	8	BRANCH ON N# 1	2		11					1				1			1								1				32	2	2					11		-		8	-	5 1	-
в	•4	ε	BRANCH ON Z - Ø	2													1		3										1	0.0	0 2	2				i I	i I		-	- 1	-	-	- 1	-
E	P	~	BRANCHIONIN 0	2				1			1						1	1	Ì.		1				1	1	1			1.2	2 2	12		1	1		11		-	-		4	-	-
÷	Ξ	*						1					1	1.0	•	1	T	T		-	t				-	1	T	T	1	T	1	1	T	T		T	\square		-	-	-	1	-	-
3	Ŷ	C	BRANCH CL. V # 0	2:						11						1	1											ł.		isi	2	2					1		-		-	-	-	-
в	V	S	BRANCH CN V	2		1	S	1			1										1	2			1					74	2	12			1				-		-	-	-	-
C	L	С	$\delta \rightarrow \mathbb{C}$			11								1.1	2	•			÷ .										1			1	1		1				-	- (ø	-	_	-
0	٢	0	0 → C											65	2	.	1	1								1		1	1	1	1	1			1		$\left(\right)$		-		-	2	3	-]
2	2		2 →											56				T								Т		T	1				T		Γ	Π	\square		-		- 1	0		~
C	-		J → .	l	1			Ţ					1	36	2	1	ţ.	1			Į.	11		1			1				1	1	1				11		-	ж н		-	- 1	3
C	1,1	0	$\Delta = \mathcal{D}$:9 2	2	col -	: 3	C5	3	2					С	. 6	2	0.	5	2	06	4	2 0	n	:	0	9 4	: 3		2						11		•	6. 9	•	-	-	-
2	9	x	х. М		E0 2		EC -																													11			•	6. 9	•	-	-	- [
0	5	¥.	¥ = ¥	(202	2	CC -	1 3	04	3	2		1				1															1	1						•		•	-		
1	5	2	$M=\pi^{-1}\to M$			1	CE	5 3	C5	5	2			Γ		T	1	T				26	5	2 [E	•		Τ	1				T		1		Π		•	•	-	•	- 1	-
5	ε	٠	$x = 1 \rightarrow x$										L	C-	2	•	1				L	11			1	1	l			1		1	Į.		(II		11		•	•	-	-	-	- [
0	E	•	$' = ' \rightarrow '$	1		1	1							88	2	•																									-	5	-	-
£	С	R	$a = 1.1 \rightarrow a$	- N - 2	49 2	2	40	1 3	45	3	2					4	· F	2	51	5	5	55	4	2	50	1 1	3 59	9 4	ز ا			1	1			11				•	-	-		-
- E	Ν	C	M - 1 -> M		_	1.1	EE 6	5 3	E6	5	2							1	1			Fn	6	2 1	E)												•		-	-	-	- 1
	٠.	•												£8	2	•	1	Г						1		T		T					T				\square		•		+	-	-	
1.1	М	¥	$\times - 1 \rightarrow Y$											C3	2	:		1						1		t		1	1			1	1				11		•	•	- 1	-	-	- [
1.3	4	2	JUMP TO NEW LOC		1	11	4C 3	3 3		11														- 1	-1			1					60	5	3				-	4	-	-	-	-
1	S	P	JUMP SUB				20 8	5 3							8														1		1	1	1				11		-	-	- 1	-	-	- [
-		2	$\mathcal{V} \rightarrow \mathcal{V}$	1	44 2	2	AC 4	: 3	45	3	2			1		÷	i là	12	e.	15	2	85	4	2 4	30	3	19.	3 1			1	1	1							•	a	-	-	-

_		_				MM	DIATE		ABSO	LUTE	12	ERO	PAGE	_	ACCU	_	_	PLIED		(IND.		÷	INO).	Y	-	PAGE.			X 2		A8S.	۲		RELAT			NOIRE		-	PAGE					-	CU	DF
M	NEMO	SIM		OPERATION	C	P		10	P 1		1.1	<u>ا</u> ،		OF	1.	5	12	1	-	c .] =	ĈF	••	=	- 6	.1	=	PFI.		0	F.	=	17:	1.	=	OF	1.	=	0P	1	=	1.1	2	;		1	
6	2			$\gamma_{i} \rightarrow \gamma_{i}$	1	2	2 2	A	E -	3	14	513	12		1		1		-		T									E	E 4	3	Τ	T	1	T	T		B6	4	2			-	- 14		_
-	5		7	·!.→γ 1.	1	2 :	2 3	-	2 2	3	1.	4 3	2	1					1	L.					641	4	2 6	IC .	4				1					ļ					,	-	-		_
	S		=	0-17 0-C				4	E	3	1.1	5 5	2	JA	2						İ				56	5	2	SE	- 1 :						1	1				÷.		0	,		14		-
	С		2	NO OPERATION	Ť.						1						EA	2	1	1																						-	2	_	-		2
2	R			$A , \mathcal{M} \rightarrow A$	12	9		0	0 4	3	10	5 3	2	1					0	. 6	10	11	5	2	:5	4	2	n.	4 1	110	4	13	1			1	1		1		1			4	_		_
-	м	-		4→Ms 541→8	-+-	+	Ŧ	+	+	+	1	+	+	+	1		48	3		1	+	1	1	-	-	-	-	+	+	+	+	1	+	ϯ	+	+-	t	i	-	1	+	-					-
5	н		0	P→Me S-'→S					1								38		,									- f												1		-		-	1		_
5	L			S + 1 → S Ms → A	1	Î	1	1	1		1	1	Ì.			1 1	1	4	1		1								1	1		1	1			1		1			1		,	-			-
0	L		P	S+1→S Mc→P					1				5					4	1					1								ł.											Æ	RES	TOF	9EC)i
2	C		e (Ļ	2	E 6	13	29	5 5	12	24	2	5		1							36	6	2 3	E				1				1	{	1	1	{	1						
	0		R		+	+	+								2	1	-†	t	+	+	+	t	H	1-1			2 7		7 1	-	+	t	+	+	+	+	\uparrow	+	1	\uparrow	+	1.	- 12				_
4	Ţ		E F			1		1		1			1		1		40	6	,	1																1				1				RES			
2	T	ş	s	RTRN SUB			1		1		1	Ł		1		8 8	60			1		1		1						1		1	1	1	1	1	1	1	1	1	1	1-	-	-	-		_
5	в	9	c	A = M = C -+ A	E	9	2 2	E	1	3	E	5 3	2	1					E	1 6	2	FI	5	2	FS	4	2 4	0	4	E	3 4	3												13	- 1		-
	ε	3	c	$1 \rightarrow C$			1				1	T	1			11	38	2	Ē	1					1	1						1	1	Į.	Ļ	1		1	Į.	Į.	Ļ	-	_	1			-
	E	1	c	1→0						1			T	1			F8		1		1		1											1								-		12			ť
	ε		-	1		1	1	t	+	+	+	\mathbf{t}	1	1			78	2	1	+	Ť					-+	Ť	+	+	1	+	t	t	t	t	+	1	t	\mathbf{t}	t	t	-	-	-	1		_
5	-		<u>.</u>	$A \rightarrow M$			1	er	14	13	185	13	2		t l				8	1 3	12	91	6	2	95	4	2 9		5 3	99	9 6	3	1	1					1		1	-	_	_			_
	7		×	$X \rightarrow M$		Ť.		88	4	13	86	3 3	2													1						1		1					96	4	12	-	~	-	-		_
	т		~	$^{\vee} \rightarrow ^{\vee}$				8	4	3	84	13	2		3						1				94	1	2	-L		l							Ļ				Ļ	-		-	-		-
	А	1	x]	$\Delta \rightarrow \epsilon$	1	1	1	1			1		1	1			AA	2								1		ł.				1	1	1	1	Ĩ.			ĺ				÷	-			
1	A			à → <	+	+	1	$^{+}$	1	t	t	+	†	\uparrow		- 1,	46	2	1	+	+	+	H	-	1	-	+	+	+	+-	+-	+	t		+-	+		t	\mathbf{t}	t	Ť	1.		-			
	S		x	5→<		ł	1	1	1	1	1	1	1			1	BA	2	1	1	1					1		1	1	1		1				1		1	1		1		,	-	22	5 0	_
	×	3	4	$\star \to \div$							Ì		1				BA	2							1							1	1	1	1	1						Ļ	÷	-	-		2
	×	3	S	×→S								1	1				BA .	- I.																		ļ						Ĺ	-	-	_		_
	Y		4	$t \rightarrow 2$			1	1	1		1	1	1			- 11	98	1			1				-1								1			1		1						-	_		-
· 2 34	4 4 O 4	00 00 ARP	- to 2 TO 34 N(DEC)	12" F PAGE BOUNDRY IS CROSS 11" F BRANCH OCCURS TO SAA 14" F BRANCH OCCURS TO JEF 0T-BORRICA MAL MODE 2 FLAG IS INVALIO ATOR MUST BE CHECKED FOR 2	AE P	ENT.	PAC			к у д У У У У		N 40 M8	MC	¥ MUL)R⊻ I		F EFFE STA				ESS	er				AC SU At	.0	PAC.	ŧ			4		MC NO ME	CIF T M MCI	ED ODi RY (FIEC BIT C	k.	-	.,			0 0 C E					

9



6510 MEMORY MAP

APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6510.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.