# MOS 6509 DATASHEET REVISION 10/86

# WARNING

This datasheet contains an error in the pinout: pins 38 and 40 are swapped. Pin 38 should be φ2 and Pin 40 should be φ1. For verification, see the CBM-II computer schematics. The error was discovered by Jim Brain on Feb 27, 2018.

## COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road. Norristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

## NMOS

### 6509 MICROPROCESSOR WITH MEMORY MANAGEMENT

#### DESCRIPTION

The 6509 is a low-cost microprocessor capable of solving a broad range of small-systems and memory management problems at minimum cost to the user.

A memory management system allows for up to One Mega-Byte of memory for ease in down loading languages, operating systems or other data.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multiprocessor systems sharing a common memory while the Four-bit Extended Address Register allows for up to one Mega-byte of data storage.

The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

#### **FEATURES OF THE 6509**

- Memory management
- On board clock logic
- Addressable memory range of up to 1 M bytes
- Single +5 volt supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Program Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2 MHz, and 3 MHz operation
- Use with any type or speed memory

#### **PIN CONFIGURATION**

				-		
READY IRQ SYNC NMI AEC		1 2 3 4 5		40 39 38 37 36		Ø <sub>2</sub> IN RESET Ø <sub>1</sub> IN R/W D0
VDD	2	6 7		35	Б	D1 D2
A0	Ы	8		34	E	D2 D3
A1 A2		9		33 32		D3 D4
A2 A3	Р	10	6509	32	E	D4 D5
A3 A4		11	0309	30		D6
A5	d	12		29	F	D7
A6	Р	13		28	L	SO
A7	H	14		27		PO
A8	Ч	15		26	G	P1
A9	Ц	16		25	L	P2
A10	H	17		24	L.	P3
A11	H	18		23	F	A15
A12	Ц	19		22		A14
A13	Ц	20		21	L	VSS
	Ч				Г	
				2.8 %	-	



#### 6509 CHARACTERISTICS

#### MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V <sub>CC</sub>	-0.3 to $+7.0$	Vdc
INPUT VOLTAGE	Vin	-0.3 to + 7.0	Vdc
OPERATING TEMPERATURE	TA	0 to + 70	С
STORAGE TEMPERATURE	TSTG	-55 to + 150	С

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### ELECTRICAL CHARACTERISTICS (Vcc = 5.0V $\pm$ 5%, Vss = 0, T<sub>A</sub> = 0° to + 70°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage Ø <sub>1</sub> . Ø <sub>2(in)</sub> Input High Voltage	VIH	Vcc - 0.2	_	Vcc + 1.0V	Vdc
RES, P <sub>0</sub> -P <sub>7</sub> IRQ, Data		2.0	-	-	Vdc
Input Low Voltage					
$\mathcal{O}_{1}, \mathcal{O}_{2(in)}$ RES, P <sub>0</sub> -P <sub>7</sub> IRQ, Data	VIL	_	-	0.2 0.8	Vdc Vdc
Input Leakage Current ( $V_{in} = 0$ to 5.25V, Vcc = 5.25V) Logic $\mathcal{O}_{1}, \mathcal{O}_{2(in)}$	lın			2.5 100	Ац Ац
Three State (Off State) Input Current (V <sub>in</sub> = 0.4 to 2.4V, Vcc = 5.25V) Data Lines	, ITSI	-	_	. 10	Au
Output High Voltage ( $I_{OH} = -100\mu$ Adc, Vcc = 4.75V) Data, A0-A15, R/W, P <sub>0</sub> -P <sub>7</sub>	VOH	2.4	_	_	Vdc
Out Low Voltage (IOL = 1.6mAdc, Vcc = 4.75V) Data, A0-A15, R/W, P <sub>0</sub> -P <sub>7</sub>	VOL			+0.60	Vdc
Power Supply Current	ICC	_	125		mA
Capacitance $V_{in} = 0$ , $T_A = 25$ C, $f = 1$ MHz) Logic, $P_0$ - $P_7$	C C <sub>in</sub>	_	_	10	pF
Data A0-A15, R/W	C <sub>out</sub>	-	-	15 12	
Ø: Ø <sub>2</sub>	Cø, Cø2	_	30 50	50 80	





#### AC CHARACTERISTICS

1 MHz TIMING

2 MHz TIMING

**3 MHz TIMING** 

#### ELECTRICAL CHARACTERISTICS (VCC = 5V + 5%, VSS = OV, $T_A = 0^{\circ} - 70^{\circ}$ C)

#### **Clock Timing**

Clock Timing								
CHARACTERISTIC	SYMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX	UNITS
Cycle Time	TCYC	1000	-	500	-	333	-	ns
Clock Pulse Width Ø1 (Measured at VCC - 0 2V) Ø2	РWНØ <sub>1</sub> РWНØ <sub>2</sub>	430 470	-	215 235	_	145 165	-	ns ns
Fall Time, Rise Time (Measured from 0.2V to VCC - 0.2V)	T <sub>F</sub> , T <sub>R</sub>	_	25	_	15	-	15	ns
Delay Time between Clocks (Measured at 0.2V)	тр	0		0	_	0	-	ns
Read/Write Timing (Load = <sup>-</sup>	1 TTL)							
CHARACTERISTIC	SYMBOL	MIN	MAX.	MIN	MAX.	MIN.	MAX.	UNITS
Read, Write Setup Time from 6509	TRWS	-	300		150	-	125	ns
Address Setup Time from 6509	TADS	—	300	-	150	_	125	ns
Memory Read Access Time	TACC	_	575	-	300	—	250	ns
Data Stability Time Period	TDSU	100	-	50		50	-	ns
Data Hold Time-Read	THR	10	-	10	-	10	-	ns
Data Hold Time-Write	THW	10	-	10	-	10	-	ns
Data Setup Time from 6509	TMDS	_	200	-	100	_	100	ns
Address Hold Time	THA	10	-	10	-	10	-	ns
R/W Hold Time	THRW	10	-	10		10	-	ns
Port Output Data Valid (Memory Management)	T <sub>PDW</sub>	_	300	_	150	-	125	<b>j</b> us
RDY Setup Time	TRDY	100	-	50		15	-	ns
S.O. Setup Time	TS.O.	100	-	50	-	50	_	ns
SYNC Setup Time from 6509	TSYNC	-	350	-	175	-	120	ns
Address Enable Setup Time	TAES	-	75	-	75		75	ns
Data Enable Setup Time	TDES	-	120		120	-	120	ns

120

130

Data Disable \*See Note 1 \*Note 1 - 1TTL Load

CL = 30pf

Address Disable \*See Note 1

#### SIGNAL DESCRIPTION

#### Clocks (Ø1, Ø2)

The 6509 requires a two phase non-overlapping clock that runs at the Vcc voltage level.

TAED

TDED

\_

#### Address Bus (A<sub>0</sub>-A<sub>15</sub>)

The tri-state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

#### Data Bus (D<sub>0</sub>-D<sub>7</sub>)

Eight pins are used for the data bus. This is a Bi-Directional bus. transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

#### Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line

is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

120

130

ns

ns

120

130

-

----

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

#### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

#### Address Enable Control (AEC)

The Address Bus, Data Bus, and R/W signal are valid only when the Address Enable Control line is high. When low, the Address Bus is in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

#### Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

#### Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one ( $\emptyset_1$ ) and up to 100ns after phase two ( $\emptyset_2$ ) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two ( $\emptyset_2$ ) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

#### Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the interrupt mask flag status. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory. NMI also requires an external 3K resistor to V<sub>CC</sub> for proper wire-OR operations.

Inputs  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  are hardware interrupt lines that are sampled during  $\emptyset_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\emptyset_1$  (phase 1) following the completion of the current instruction.

#### Set Overflow Flag (.S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $Ø_1$ .

#### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $Ø_1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $Ø_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### Memory Management Control (Po-P3)

The four extended address pins, P0-P3, enable the processor to align to one of sixteen banks of 64K memory space. The use of the instructions; Load A indirect Y (B116) and Store A indirect Y (9116), transfers the processor from the normal execute mode to the indirect mode. In the execute mode, the processor is aligned to a particular memory bank. The indirect mode aligns the processor to a predetermined memory block. The contents of the extended address registers is controlled by software with the execute register at location 0000 and indirect register at 0001.

During fetch and execution of the indirect mode instructions, the processor remains in execute mode until data transfer is to occur. At this time the processor switches to the indirect mode aligning itself to the new memory block. After one cycle the processor returns to the execute mode.

The upper four bits of the data bus are logic "0"s during a read/write to the extended address registers. Also, these registers are set to logic "1"s during reset.

The extended address pins are not under control of AEC and are not tri-statable.

#### ADDRESSING MODES

#### Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

#### **Immediate Addressing**

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

#### Absolute Addressing

In absolute addressing, the second byte of the instruction specified the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

#### Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

#### Indexed Zero Page Addressing

(X, Y indexing). This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

#### Indexed Absolute Addressing

(X, Y indexing). This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

#### Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

#### **Relative Addressing**

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

#### Indexed Indirect Addressing

In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

#### Indirect Indexed Addressing

In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

#### **Absolute Indirect**

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

ADC AND ASL	Add Memory to Accumulator with Carry "AND" Memory with Accumulator Shift Left One Bit (Memory or Accumulator)	LDA Load Accumulator with Memory LDX Load Index X with Memory LDY Load Index Y with Memory LSR Snift One Bit Right (Memory or Accumulator)
BCC BCS	Branch on Carry Clear Branch on Carry Set	NOP No Operation
BEQ BIT	Branch on Result Zero Test Bits in Memory with Accumulator	ORA "OR" Memory with Accumulator
BMI BNE BPL BRK	Branch on Result Nitus Branch on Result not Zero Branch on Result Plus Force Break	PHA Push Accumulator on Stack PHP Push Processor Status on Stack PLA Pull Accumulator from Stack PLP Pull Processor Status from Stack
BVC BVS	Branch on Overflow Clear Branch on Overflow Set	ROL Rotate One Bit Left (Memory or Accumulator) ROR Rotate One Bit Right (Memory or Accumulator)
CLC	Clear Carry Flag Clear Decimal Mode	RTI Return from Interrupt RTS Return from Subroutine
CLI CLV CMP CPX CPY	Clear Interrupt Disable Bit Clear Overflow Flag Compare Memory and Accumulator Compare Memory and Index X Compare Memory and Index Y	SBC Subtract Memory from Accumulator with Borrow SEC Set Carry Flag SED Set Decimal Mode SEI Set Interrupt Disable Status STA Store Accumulator in Memory
DEC DEX DEY	Decrement Memory by One Decrement Index X by One Decrement Index Y by One	STX Store Index X in Memory STY Store Index Y in Memory
EOR	"Exclusive-or" Memory with Accumulator	TAX Transfer Accumulator to Index X TAY Transfer Accumulator to Index Y
	Increment Index X by One Increment Index X by One	TSX Transfer Stack Pointer to Index X TXA Transfer Index X to Accumulator TXS Transfer Index X to Stack Register TYA Transfer Index Y to Accumulator
JMP JSR	Jump to New Location Jump to New Location Saving Return Address	

#### INSTRUCTION SET—ALPHABETIC SEQUENCE

#### **PROGRAMMING MODEL**



### INSTRUCTION SET — OP CODES, Execution Time, Memory Requirements

			IN STRUCTION S		-	EDIATE		SOLUT	E	ZERO	PAGE	A	CCUM.		PLEO	T	IND.	XI	1 13	IDt. Y	12	PAGE	XI	AB	S. X	T	284	Y	RE	LATIV	ET	IND.	RECT	T	Z. PAS	E, Y	1 (	CONT	)1110	N C	300
Î	MEMON	(IC	OPERATION		OP	-11	OF	N	= (	DEN	1 =	OP	N	; OP	NT	# 0	PI .:	=	CPI	1 :	: 0	IN	2	CP	11:	: 0;	1.10	=	OP	N	=					=	1.	2	0	1	D
A	D	C	$A + M + C \rightarrow A$	,4) .1:	69	2 2	60	4	3 1	35 3	2			1	-	6	1 5	2		5 2		4								-	-1	+	1	t	+	+	+	•			-
4	N	0	$A \land M \rightarrow 4$	.1	29	2 3	20	11	3	25 3	12				ļ					5 3		5 4			- 11 -		× .	1.12		- 4			4	-	4				2	-	-
4	S	~	C + 7 0+ 0				ØE	6	3 4	06 5	2	8A	2								1	6			-					1										-	-
8	С	C	BRANCH ON C = Ø	-2-	11						1								[ [						1		1	Ļ	00	2	2	1			ų.		-	-	_		-
в	С	S	BRANCH GN C = 1	:2																		1							BØ	2	2					Ι.	1.	-	-	-	-
G	Ε	2	BRANCH ON Z = 1	2.	$\square$	1	T	H	-	1	T	-				1	1	1		+		$\uparrow$		t	t	t	t	t	FØ	_	-+	t	t	$\top$	+	1	1-	_	-	-	
Ξ	1	т	AAM				20	11	3	24 3	2			1				1													1						1.1.		-	~	-
11,	54		BRANCH ON N= 1	2												1		1			2						1		30	2	2	Ĩ	1				-	_	-	-	-
8	51	Ε	SRANCH ON Z = 0	-2	11		1	11	1		1				t t			1	11		1	1		1	1	1	1	1	00		1	1	1		1	Ĩ	-		_		_
8	P	-	BRANCH ON N = Ø	-2					1		1					1	1	1				1				1			1	- C - L	2	1	1				-	141	-		-
2	2	*	T		11	+	+	H	-+	+	+		+	00	-	+	+	t		1	+	$\mathbf{T}$		T	+	+	t	1-		Ť	-	+	+	-+	+	+	1-	-		1	-
11	57	0	BRANCH ON V = 0	.2																		P			8				50	2	2	- [	1						-	-	-
6		S	BRANCH ON V - 1	2:					1								1					4.		1		1				2					1		-	-	-		-
0		0	0 → C ·							ł				18	2		1								1					<u> </u>	_	T					1	-	ø	-	$\sim$
3	. 9	D.	0 → 0		11									D8	2						1	1			1	1	1	4			1							-	-	-	0
1	4		0 → ·		Ì	-	+	11		1	1			58	2	1	$\top$	T		1	+	1		1	1	1	Ť	1			-	1			+	+	-	-	-	U	-
0	Ŭ.	1	$0 \rightarrow i$				1							88	2							1										4		- {			-	-		-	-
0	•,•	c.	A - 14	.*:	C3	2 :	CC	1	3 0	353	2					C	. 6	2	C:	5 2	0	5 4	2	DD	4	1.4	1 1	3			1	1	ł							-	
2	2	x	x = 11		EØ	2 2	EC	1	3 1	4 3	12						1		11			1					1	1				Į.	4			1					-
ũ.	2	×	Y - M		Ca	: ] :	1 00	1:	3 0		12										1					1												٠		-	-
-	6	-	$M=1\to M$		$\square$	-	CE	é	3 0	26 5	12					1	T	1		1	0	6	2	CE	-	?	1	T							1	T	1.	,	-	-	-
D	Ε	4	$x = 1 \rightarrow x$		11			11			1			CA	2	. ]	1		11		1	1		1	1	1		1											-	-	-
0	E2	$\sim$	✓ - 1 → r				Ĩ.							88	2	1																1	1						-	-	-
5	2	3	$\Delta = M \rightarrow \Delta$	24	29	2 2	40	1:	3 .	15 3	12	11		1		14	1 e	12	5:	5 2	1 55	4	2	50	4)	3 59	1 4	3								1			-	-	-
E	Ŋ	2	$M + 1 \rightarrow M$				EE	6	3 8	ń 5	2						1				٢,	6	2	FE	-  -	:			1				1						-	-	
	••		× • • → •			1		t t	1	+	1		+	63	2	1	T	1		1	1			1	T	T	1	1			1	1	1	-	T	1	1.		-	-	-
	14	1	7 + * - + *											C3	2						ł				2								1					,	-	-	-
4	1,1	P	JUMP TO NEW LOC	1			4C	2	3		i					1	1	1		1		1		1			1				1	ic	5	3	1		-	~	-	~	~
J	5	G	JUMP SUB				20	1 T	3	1													1	1				1		8							-	~	-	-	-
1	-	$\Delta_{\rm c}$	$M \rightarrow A$	Бe.	:0	7 9		1 1	3 4	14 1	13		1			12	16	12	81		6	4	2	178	: 1	1 4	1 :	1:	1			1					1.		-	-	-

				1	MME	ATE	N	SOLL	ITE	1 28	RO P	AGE		CCUM	-	MPLIE			10. X)	1	(NO		1	PAGE	X		85. X		A	¥ 28			LATN	-	_	DIREC	-	2.8	MGE	-	-			_	COL	_
MN	MON	IC	OPERATION	12	-	3	2P	11	:	100	1.		()P	1 =	P		=	CPI	.1	= 1	0.	: =	CF	11	=	1.4	·. ]	3	:P	•:		70	•.		OF	14		OP	•1		••	:	1.	3		-
	~		<u></u>	÷.	12	-	÷E	4	3	AB	3	2			T			1	1	T		T	T				1		8E	4	2							E6	4	2			-	~		-
£.	2	Y	<b>y</b> → <b>y</b>	4	2 2	12	AC	4	1 4	44	3	12			Ì		11			-1	1	1	ri-	14	2	5C	4	3														٠	-	-		-
L.	S	0	0C				46	5	13	46	1.5	2	44	2 1			11		-1				56	6	2	SE	7	ī,													0		٠	4		-
×.	C	2	NO OPERATION		1	1	1				1	1			E4	2	1,		1													1				11					-	-	-	-		-
0	Fi	3	A + M → A	39	2	2	DC	:	3	35	3	2					11	0.	e.	: 1		2	15	4	2		4	3	13	4	3	- 1										٠	н	•	e g	
¢İ.	-	4	1 4 → 1/2 S - 1 → S	T	1	T	1	1	1	1	1	1			48	13	1	1	1	1	1	1	1	1				1		1	1										-	-	-	E		-
3	н	2	P→1 S-!→S	1		1					ĺ.	1			28	3							1														ŝ.				-	-	-	2		-
Þ	5	4	S-1-1S Mg-+=							1	8				68	4	1		1		1		1											3						- 1		•	-	-		-
P	L	2	ls-1→s Ma→P												28	.1	·			1				1				1				- 1		3			3. S			- 3		R	ES:	OF	RED	8
A	C	2	-[7]-[0]-[0]-		1		35	ñ	3	1.6	5		34						4	i	Ĵ.		136	10	2	3E	-	2					1									•	٠	-		
6	3	4		1	1	T	DE	1.	1	÷6	4	1.	e.a		1	1	tt	1	t	1	1	1	16	15	2	TF	-	3		1			1										,	-		-
R	т	ž	ATRN INT		Ł	1					l				40	6		1			t.	1	1	1							ł									5.5		(R	EST	OP	RED	ц
R	-	5	ATAN SUB								5				150	ň																								. 1	-	-	-			-
6	2	C	$A - M - C \rightarrow A$	69	2	12	ED	1.2	3	E?	3	2						E 1	r,	2 10	• =	12	FS	3	2	FC	1	?	FQ	:	3	- 1				L			8				.3.	-		-
5	E	C	t→C	1	)	1	1	1			1				38	2	$\left  \cdot \right $		1		1			1								1					8			- 1	-	-	1	-		-
S	З	С	! → D	ŧ.						1	8				53	2	.									1		1													-	-	1	-	e <sup>18</sup>	6
5	11.		· → ·	1	T	Γ			Γ	1					78	2		Ĩ			T		Γ				ī														-	-	-	1		-
S	Ţ		$\Rightarrow \rightarrow M$				80	1	3	85	3	2			8			31	õ	2	• 4	12	95	4	2	92	5	3	30	5	3	- 1			1						-	-	-	-		-
S	٣	8	1				BE	-	3	86	3	2											1									- 1				11	l i	96	4	2			-	-	-	-
5	7	٠	$\gamma \rightarrow M$				SC	4	3	84	3	2						Ì					94	4	2						- 1										~	-	-	-		
r -	4	•	$\lambda \rightarrow i$												À.À	2		1	_																							۲	2	-	1.2	-
	4	72 53 <b>9</b> 5	3.4×	T	Γ						Ī				64	Z	1											1													•	٠	-	-	8	-
	5		3 → <		1	1										2	1		-1	1							1							- 1							•	,	-	-	1.7	-
	¢	÷	1												84	2	7		1		Ť.												l								•	۲	-	-	1	ť.
-	٩.	S	A → 3	Į.		t -								1	94	2	:	- (		1							1			- 1				3	1						-	-	-	-	1	-
	8	4		1				L						1	98	2	1				1			1			1				1		-								•	٠		3	8	2
3.1	45	5 · 7	C . F FAGE BOUNDEY S CROSS	EC.					•		:.0	EX	k.									•	2	00						7	5	ENC	1.5	U.F	CR			۰.		: 1	30	:CL	ES			
-21	40	5:3	2 1. F BRANCH CCCURS TO SAM	5	GE		-					,Ε ι												E.B.	я <u>н</u> ,							MC1								•.(	9.5	-TE	3			
31			T IN HE BRANCH DOCURS TO DIFF NOT-BORROW	2-F	11.	or Ci	5		4					TOR		F	100	-				8		NC								101														
4	5	1. CE	CMAL MODE 2 FLAG IS INVAUD	-90	RE	10 T			54 14					ER EF					5					Ŗ						1,1 - 1,1e		. 4E 1.														

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined CP Codes

-

î

#### 6509 MEMORY MAP



COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability. function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.