

PRELIMINARY

DATA

SHEET

MAY, 1976

MCS6500 MICROPROCESSORS

The MCS6500 Microprocessor Family Concept -----

The MCS6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock osscillators and drivers. All of the microprocessors in the MCS6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

Features of the MCS6500 Family

Members of the Family

- . Single five volt supply
- . N channel, silicon gate, depletion load technology
- Eight bit parallel processing
 56 Instructions
- . Decimal and binary arithmetic
- . Thirteen addressing modes
- . True indexing capability
- . Programmable stack pointer
- . Variable length stack
- . Interrupt capability
- . Non-maskable interrupt
- . Use with any type or speed memory
- . Bi-directional Data Bus

- . Instruction decoding and control
- . Addressable memory range of up to 65K bytes
- . "Ready" input
- . Direct memory access capability
- . Bus compatible with MC6800
- . Choice of external or on-board clocks
- . 1MHz and 2MHz operation
- . On-the-chip clock options
 - * External single clock input * RC time base input
 - * Crystal time base input
- . 40 and 28 pin package versions
- . Pipeline architecture

Microprocessors with On-Board Clock Oscillator	Microprocessors with External Two Phase Clock Input
MCS6502	
—_MCS6503	
	— MCS6514
MCS6506	MCS6515

Comments on the Data Sheet

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



COMMON CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT	This device contains in-
SUPPLY VOLTAGE	Vcc	-0.3 to +7.0	Vdc	put protection against damage due to high static
INPUT VOLTAGE	Vin	-0.3 to +7.0	Vdc	voltages or electric fields;
OPERATING TEMPERATURE	т _А	0 to +70	°C	however, precautions should be taken to avoid applica-
STORAGE TEMPERATURE	^T STG	-55 to +150	°C	tion of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (Vcc = 5.0V \pm 5%, Vss = 0, T_A = 25° C) \emptyset_1 , \emptyset_2 applies to MCS6512, 13, 14, 15, \emptyset_0 (in) applies to MCS6502, 03, 04, 05 and 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH				Vdc
Logic, \emptyset_0 (in) \emptyset_1, \emptyset_2	In	Vss + 2.4 Vcc - 0.2	-	Vcc Vcc + 0.25	
Input Low Voltage	v _{IL}				Vdc
$ \underbrace{ \begin{array}{c} \text{Logic}, \emptyset_{0} \\ \emptyset_{1}, \emptyset_{2} \end{array} } (\text{in}) $		Vss - 0.3 Vss - 0.3	-	Vss + 0.4 Vss + 0.2	
Input High Threshold Voltage	VIHT				
RES,NMI,RDY,IRQ,Data, S.O.		Vss + 2.0	-	-	Vdc
Input Low Threshold Voltage	V _{ILT}	×.			
RES,NMI,RDY,IRQ,Data, S.O.		-	-	Vss + 0.8	Vdc
Input Leakage Current $(V_{in} = 0 \text{ to } 5.25V, \text{ Vcc} = 0)$	I in				
Logic (Excl.RDY, S.O.)			-	2.5 100	μA
Ø ₁ ,Ø ₂ Ø _{0(in)}		-	-	10.0	μA μA
Three-State (Off State) Input Current	I _{TSI}				μA
(V _{in} = 0.4 to 2.4V, Vcc = 5.25V) Data Lines	151	-	-	10	
Output High Voltage	V _{OH}				
(I _{LOAD} = -100µAdc, Vcc = 4.75V) SYNC, Data, AO-A15, R/W		Vss + 2.4	-	-	Vdc
Output Low Voltage $(I_{LOAD} = 1.6mAdc, Vcc = 4.75V)$	V _{OL}				
SYNC, Data, A0-A15, R/W		-	-	Vss + 0.4	Vdc
Power Dissipation	P _D	-	. 25	.70	W
Capacitance ($V_{in} = 0, T_A = 25^{\circ}C, f = 1MHz$)	C				pF
Logic	C _{in}	— c	-	10	
Data A0-A15,R/W,SYNC		_	-	15 12	
Ø _{o(in)}	Cout Cø		-	15	
ø ₁	$c_{\phi_{o(in)}}$	-	30	50	
Ø ₂	C_{ϕ_2}	_ *	50	80	

Note: IRQ and NMI require 3K pull-up resistors.









1 MH_z TIMING

2 MH_z TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Cycle Time	TCYC	1000			nsec
Clock Pulse Width Ø1 (Measured at Vcc - 0.2v) Ø2	PWH Ø1 PWH Ø2	430 470			nsec
Fall Time (Measured from 0.2v to Vcc - 0.2v)	т _F			25	nsec
Delay Time between Clocks (Measured at 0.2v)	т _р	0			nsec

CLOCK TIMING -MCS6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Cycle Time	Тсус	1000	-		ns
^{\$\$ 0(IN)} Pulse Width (measured at 1.5V)	PWH¢	460		520	ns
<pre>\$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$</pre>	TR¢, TF¢			10	ns
Delay Time Between Clocks (measured at 1.5V)	T _D	5			ns
$\phi_{1(OUT)}$ Pulse Width (measured at 1.5V)	РWHф ₁	PWH¢ _{oL} -20		PWH¢oL	ns
$\phi_{2(OUT)}$ Pulse Width (measured at 1.5V)	PWH ϕ_2	PWH¢ _{oH} -40		PWH¢ _{oH} -10	ns
$\phi_1(OUT)$, $\phi_2(OUT)$ Rise, Fall Time (measured .8V to 2.0 V) (Load = 30pf	T _R , T _F			25	ns

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX
Read/Write Setup Time from MCS6500	TRWS		100	300
Address Setup Time from MCS6500.	TADS		100	300
Memory Read Access Time	TACC			575
Data Stability Time Period	TDSU	100		
Data Hold Time - Read	THR	10		
Data Hold Time - Write	T _{HW}	30	60	
Data Setup Time from MCS6500	TMDS		150	200
RDY, S.O. Setup Time	TRDY	100		
SYNC Setup Time from MCS6500	TSYNC			3 50
Address Hold Time	т _{нл}	30	60	
R/W Hold Time	THRW	30	60	

Clock Timing - MCS6512, 13, 14, 15, 16

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Cycle Time	TCYC	500			nsec
Clock Pulse Width Ø1 (Measured at Vcc - 0.2v) Ø2	Р₩Н Ø1 Р₩Н Ø2	215 235			nsec
Fall Time (Measured from 0.2v to Vcc - 0.2v)	T _F			12	nsec
Delay Time between Clocks (Measured at 0.2v)	т _р	. 0			nsec

CLOCK TIMING - MCS6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Cycle Time	ТСҮС	500			ns
$\phi_{o(IN)}$ Pulse Width (measured at 1.5V)	PWH¢	240		260	ns
<pre>\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$</pre>	TR¢, TF¢			10	ns
Delay Time Between Clocks (measured at 1.5V)	т _D	5			ns
$\phi_{1(OUT)}$ Pulse Width (measured at 1.5V)	PWH\$1	PWH¢ _{oL} -20		PWH¢oL	ns
$\phi_{2(OUT)}$ Pulse Width (measured at 1.5V)	Р₩Нф2	PWH¢ _{oH} -40		$PWH\phi_{OH}^{-10}$	ns
Φ ₁ (OUT), Φ ₂ (OUT) Rise, Fall Time (Load = 30pf (measured .8V to 2.0 V) + 1 TTL)	T _R , T _F			25	ns

READ/WRITE TIMING CHARACTERISTIC SYMBOL MIN. TYP. MAX. UNITS Read/Write Setup Time from MCS6500A Address Setup Time from MCS6500A 100 150 --ns TRWS 100 150 ns ADS Memory Read Access Time ---300 ns T_{ACC} T_{DSU} Data Stability Time Period 50 --ns Data Hold Time - Read Data Hold Time - Write T_{HR} T_{HW} 10 --ns ----30 60 ns Data Setup Time from MCS6500A 75 100 ns TMDS RDY, S.O. Setup Time SYNC Setup Time from MCS6500A 50 ns ---TRDY ----------175 ns TSYNC Address Hold Time 30 60 ns T_{HA} T_{HRW} R/W Hold Time 30 60 --ns

UNITS

ns

ns

ns

ns

ns

ns

ns

ns ns ns ns

COMMON CHARACTERISTICS

Clocks $(\emptyset_1, \emptyset_2)$

The MCS651X requires a two phase non-overlapping clock that runs at the Vcc voltage level.

The MCS650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Details of this feature are discussed in the MCS6502 portion of this data sheet.

Address Bus $(A_0^{-}A_{15})$ (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130pf.

Data Bus $(D_0 - D_7)$

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\langle \phi_2 \rangle$ clock, thus allowing data output from microprocessor only during ϕ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\emptyset_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (\emptyset_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

 $\overline{\rm NM1}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\rm IRQ}$ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ also requires an external $3K\Omega$ register to Vcc for proper wire-OR operations.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupts lines that are sampled during \emptyset_2 (phase 2) and will begin the appropriate interrupt routine on the \emptyset_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of $\boldsymbol{\theta}_1$.

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \emptyset_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \emptyset clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

MCS6500 Signal Description

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	<pre>* 65K Addressable Bytes of Memory * IRQ Interrupt * MMI Interrupt * On-the-chip Clock</pre>
---	--



$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	 * 8K Addressable Bytes of Memory (AB00-AB12) * On-the-chip Clock * IRQ Interrupt * 8 Bit Bi-Directional Data Bus

MCS6505 – 28 Pin Package	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	 * 4K Addressable Bytes of Memory (AB00-AB11) * On-the-chip Clock * TRQ Interrupt * RDY Signal * 8 Bit Bi-Directional Data Bus
MC\$6505	Features of MCS6505

MCS6506 28 Pin Package	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	 * 4K Addressable Bytes of Memory (AB00-AB11) * On-the-chip Clock * TRQ Interrupt * Two phases off * 8 Bit Bi-Directional Data Bus
MCS6506	Features of MCS6506





$\begin{tabular}{ c c c c c c c } \hline MCS6515 &= 28 \ \mbox{Pin Package} \\ \hline Vss &= 1 & 28 &= \mbox{RES} \\ \mbox{RDY} &= 2 & 27 &= \mbox{0}2 \\ \hline \mbox{0}1 &= 3 & 26 &= \mbox{R/W} \\ \hline \mbox{1}RQ &= 4 & 25 &= \mbox{$DB0$} \\ \mbox{Vcc} &= 5 & 24 &= \mbox{$DB1$} \\ \mbox{$AB0$} &= 6 & 23 &= \mbox{$DB2$} \\ \mbox{$AB1$} &= 7 & 22 &= \mbox{$DB3$} \\ \mbox{$AB2$} &= 8 & 21 &= \mbox{$DB4$} \\ \mbox{$AB3$} &= 9 & 20 &= \mbox{$DB5$} \\ \mbox{$AB4$} &= 10 &= 19 &= \mbox{$DB6$} \\ \mbox{$AB4$} &= 10 &= 19 &= \mbox{$DB7$} \\ \mbox{$AB6$} &= 12 &= 17 &= \mbox{$AB11$} \\ \mbox{$AB6$} &= 14 &= 15 &= \mbox{$AB9$} \\ \end{tabular}$	 * 4K Addressable Bytes of Memory (AB00-AB11) * Two phase clock input * IRQ Interrupt * 8 Bit Bi-Directional Data Bus
MCS6515	Features of MCS6515

