

950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TWX: 510/660-4168

# 6500/1 ONE-CHIP MICROCOMPUTER

# INTRODUCTION

The MOS Technology 6500/1 is a complete, high-performance 8-bit NMOS microcomputer on a single chip, and is totally upward/downward software compatible with all members of the 6500 family.

The 6500/1 consists of a 6502 CPU, an internal clock oscillator, 2048 bytes of Read Only Memory (ROM), 64 bytes of Random Access Memory (RAM) and flexible interface circuitry. The interface circuitry includes a 16-bit programmable counter/latch with four operating modes, 32 bidirectional input/output lines (including two edge-sensitive lines), five interrupts and a counter I/O line.

# **PRODUCT SUPPORT**

To allow prototype circuit development, Mos Technology offers a PROM compatible 64-pin Émulator device. This device provides all 6500/1 interface lines plus routing the address bus, data bus, and associated control lines off the chip to be connected to external memory.

ORDERING INFORMATION										
Order	Package	Frequency	Temperature							
Number	Туре	Option	Range							
MPS6500/1	Plastic	1 MHz	0°C to 70°C							
MCS6500/1	Ceramic	1 MHz	0°C to 70°C							
MPS6500/1A	Plastic	2 MHz	0°C to 70°C							
MCS6500/1A	Ceramic	2 MHz	0°C to 70°C							
MCS6500/1E Emulator Device 1MHz										
MCS6500/1EA Emulator Device 2MHz										



#### FEATURES 6502 CPU

- Software upward/downward compatibility Decimal or binary arithmetic modes 13 addressing modes True direct and indirect indexing Memory addressable I/O
- 2048 x 8 mask programmable ROM
- 64 x 8 static RAM
- 32 bi-directional TTL compatible I/O lines (4 ports)
- 1 bi-directional TTL compatible counter I/O line
- 16-bit programmable counter/latch with four modes
- -Interval Timer -Event Counter -Pulse Generator —Pulse Width Measurement
- **Five Interrupts**  Two external edge sensitive -Reset -Non-maskable —Counter
- 1 of 3 frequency references . -Crystal -Clock -RC (resistor only)
- 4 MHz max crystal or clock external frequency
- 2 MHz or 1 MHz internal clock
- 1 µs minimum instruction execution
  - N-channel, silicon gate, depletion load technology
  - Single + 5V power supply
  - 500 mW operating power
- Separate power pin for RAM
- 40 pin DIP
- 64 pin PROM compatible Emulator device

# **Interface Diagram**



# **FUNCTIONAL DESCRIPTION**

#### **CENTRAL PROCESSING UNIT (CPU)**

# **Clock Oscillator**

The Clock Oscillator provides the basic timing signals used by the 6500/1 CPU. The reference frequency is provided by an external source, and can be from a crystal, clock or RC network input. The RC network mode is a mask option. The external frequency can vary from 200 kHz to 4 MHz. The internal Phase 2 ( $\emptyset$ 2) frequency is one-half the external reference frequency. A 4.7K ohm resistor will provide nominal 2 MHz oscillation and 1 MHz internal operation in the RC mask option (± 35%).

#### **Timing Control**

The Timing Control Logic keeps track of the specific instruction cycle being executed. Each data transfer which takes place between the registers is caused by decoding the contents of both the Instruction Register and Timing Control Logic.

#### **Program Counter**

The 16-bit Program Counter provides the addresses which step the CPU through sequential instructions in a program. The Program Counter is incremented each time an instruction or data is fetched from memory.

#### Instruction Register and Decode

Instructions fetched from memory are gated onto the Internal Data Bus. These instructions are latched into the Instruction Register then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

#### Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place in the ALU, including incrementing and decrementing internal registers (except the Program Counter).

#### Accumulator

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

#### **Index Registers**

There are two 8-bit index registers, X and Y. These registers can be used for general purpose storage, or as a displacement to modify the base address and thus obtain a new effective address. Pre- or post-indexing of indirect addresses is possible.

#### **Stack Pointer**

The Stack Pointer is an 8-bit register. It is automatically incremented and decremented under control of the CPU to perform stack manipulation under direction of either the program or interrupts NMI and IRQ. The stack allows simple implementation of nested subroutines and multiple level interrupts.



#### **Processor Status Register**

#### **Processor Status Register**

The 8-bit Processor Status Register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

#### **Interrupt Logic**

Interrupt logic controls the sequencing of three interrupts; RES, NMI and IRQ. IRQ is generated by any one of three conditions: Counter Overflow, PA0 Positive Edge Detected, and PA1 Negative Edge Detected.

#### MEMORY

#### 2048 x 8 ROM

The 2048 byte Read-Only Memory (ROM) contains the program instructions and other fixed constants. These program instructions and constants are mask programmed into the ROM during fabrication of the 6500/1 device. The 6500/1 ROM is memory mapped from 800 to FFF.

#### 64 x 8 RAM

The 64 byte Random Access Memory (RAM) is used for read/write memory during system operation, and contains the stack. This RAM is completely static in operation and requires no clock or dynamic refresh. A standby power pin, VRR, allows RAM memory to be maintained on 10% of the operating power in the event that VCC power is lost.

In order to take advantage of efficient zero page addressing capabilities, the RAM is assigned memory addresses 0 to 03F.

#### **INPUT/OUTPUT**

#### **Bidirectional I/O Ports**

The 6500/1 provides four 8-bit input/output ports (PA, PB, PC, and PD). Associated with the I/O ports are four 8-bit registers located on page zero. See the system memory map for specific addresses. Each I/O line is individually selectable as an input or an output without line grouping or port association restrictions.

An internal active transistor drives each I/O line to the low state. An internal passive resistance pulls the I/O lines to the high state, eliminating the need for external pull-up resistors.

An option is available to delete the internal pull-up resistance on 8-bit port groups or on the CNTR line at mask time. This option is employed to permanently assign an 8-bit port group to input functions, to interface with CMOS drivers, or to interface with external pull-up devices.

### Inputs

Inputs are enabled by setting the appropriate bit of the I/O port to the high state (Logic 1). A low input signal causes a logic 0 to be read. A high input signal causes a logic 1 to be read. RES loads Logic 1 into the I/O ports, thereby initializing all I/O lines as inputs.

### **Outputs**

Outputs are set by loading the desired bit pattern into the corresponding I/O ports. A Logic 1 selects a high output; a Logic 0 selects a low output.

#### **CONTROL REGISTER**

The Control Register (CR) controls four Counter operating modes and three maskable interrupts. It also reports the status of three interrupt conditions. There are five control bits and three status bits. The control bits are set to Logic 1 or cleared to Logic 0 by writing the desired state into the respective bit positions. The Control Register is cleared to Logic 0 by the occurrence of RES.



#### **Control Register**

#### **EDGE DETECT CAPABILITY**

There is an asynchronous edge detect capability on two of the Port A I/O lines. This capability exists in addition to and independently from the normal Port A I/O functions. The maximum rate at which an edge can be detected is one-half the  $\emptyset$ 2 clock rate. The edge detect logic is continuously active. Each edge detect signal is associated with a maskable interrupt.

#### **PA0 Positive Edge Detection**

A positive (rising) edge is detectable on PA0. When this edge is detected, the PA0 Positive Edge Detected bit—Bit 6 in the Control Register—is set to Logic 1. When both this bit and the PA0 Interrupt Enable Bit—Bit 3 of the Control Register—are set to Logic 1, an IRQ interrupt request is generated. The PA0 Positive Edge Detected bit is cleared by writing to address 089.

#### **PA1 Negative Edge Detection**

A negative (falling) edge is detectable on PA1. When this edge is detected, the PA1 Negative Edge Detected bit—Bit 5 of the Control Register—is set to Logic 1. When both this bit and the PA1 Interrupt Enable bit—<u>Bit 2</u> of the Control Register—are set to Logic 1, an IRQ interrupt request is generated. The PA1 Negative Edge Detected bit is cleared by writing to address 08A.

# **COUNTER/LATCH**

The Counter/Latch consists of a 16-bit decrementing Counter and a 16-bit Latch. The Counter is comprised of two 8-bit registers. Address 086 contains the Upper Count (UC) and address 087 contains the Lower Count (LC). The Counter counts either  $\emptyset$ 2 clock periods or occurrences of an external event, depending on the selected counter mode. The UC and LC can be read at any time without affecting counter operation.

The Latch contains the Counter preset value. The Latch consists of two 8-bit registers. Address 084 contains the Upper Latch (UL) and address 085 contains the lower latch (LL). The 16-bit Latch can hold a count from 0 to 65,535. The Latch can be accessed as two write-only memory locations.

The Latch registers can be loaded at any time by storing into UL and LL. The UL can also be loaded by writing into address 088.

The Counter can be preset at any time by writing to address 088. Presetting the Counter in this manner causes the contents of the accumulator to be stored into the UL before the 16-bit value in the Latch (UL and LL) is transferred in the Counter (UC and LC).

The Counter is preset to the Latch value when the Counter overflows. When the counter decrements from 0000, Counter overflow occurs causing the next counter value to be the Latch value, not FFFF.

When the Counter overflows, Counter Overflow bit—Bit 7 of the Control Register—is set to Logic 1. When both this bit and the Counter Interrupt Enable bit—Bit 4 of the Control Register—are set, an IRQ interrupt request is generated. The Counter Overflow bit in the Control Register can be examined in an IRQ interrupt service routine to determine that the IRQ was generated by Counter overflow. The Counter Overflow bit is cleared when the LC is read or Counter preset is performed by writing into address 088.

# **COUNTER MODES**

The Counter operates in any of four modes. These modes are selected by the Counter Mode Control bits in the Control Register.

Mode	CMC 1	CMC 0
Interval Timer	0	0
Pulse Generator	0	1
Event Counter	1	0
Pulse Width Measurement	1	1

The Interval Timer, Pulse Generator, and Pulse Width Measurement Modes are  $\varnothing 2$  clock counter modes. The Event Counter Mode counts the occurrences of an external event on the CNTR line.

### Interval Timer (Mode 0)

In this mode the Counter is free running and decrements at the  $\varnothing$ 2 clock rate. Counter overflow sets the Control Register status bit and causes the Counter to be preset to the Latch value.

The CNTR line is held in the high state.

# **Pulse Generator (Mode 1)**

In this mode the Counter is free running and decrements at the  $\emptyset$ 2 clock rate. Counter overflow sets the Control Register status bit and causes the Counter to be preset to the Latch value.

The CNTR line toggles from one state to the other when Counter overflow occurs. Writing to address 088 will also toggle the CNTR line.

A symmetric or asymmetric output waveform can be generated on the CNTR line in this mode. A oneshot waveform can easily be generated by changing from Mode 1 to Mode 0 after only one occurrence of the output toggle condition.

#### **Event Counter (Mode 2)**

In this mode the CNTR line is used as an event input line. The Counter decrements each time a rising edge is detected on CNTR. The maximum rate at which this edge can be detected is one-half the  $\emptyset$ 2 clock rate. Counter overflow sets the Control Register status bit and causes the Counter to be preset to the Latch value.

#### **Pulse Width Measurement (Mode 3)**

This mode allows the accurate measurement of the duration of a low state on the CNTR line. The Counter decrements at the  $\emptyset$ 2 clock rate as long as the CNTR line is held in the low state. The Counter is stopped when CNTR is in the high state. If the CNTR pin is left disconnected, this mode may be selected to stop the Counter since the internal pull-up device will cause the CNTR input to be in the high state.

# **RESET CONSIDERATIONS**

The occurrence of RES going from low to high causes initialization of various conditions in the 6500/1. All of the I/O ports (PA, PB, PC, and PD) and

CNTR are forced to the high (Logic 1) state. All bits of the Control Register are reset to Logic 0, causing the Interval Timer Mode (Mode 0) to be selected and all interrupt enabled bits to be cleared. Neither the Latch nor the Counter registers are initialized by RES. The Interrupt Disable bit in the CPU Processor Status Register is set and the program starts execution at the address contained in the Reset Vector location.

#### **TEST LOGIC**

Special test logic provides a method for thoroughly testing the 6500/1. Applying a + 10V signal to the RES line places the 6500/1 in the test mode. While in this mode, all memory fetches are made from Port PC. External test equipment can use this feature to test internal CPU logic and I/O. A program can be loaded into RAM allowing the contents of the instruction ROM to be dumped to any port for external verification.

All 6500/1 microcomputers are tested by MOS Technology using this feature.

### MEMORY ADDRESSABLE I/O

The I/O ports, registers, and commands are treated as memory and are assigned specific addresses. See the system memory map for the addresses. This I/O technique allows the full set of CPU instructions to be used in the generation and sampling of I/O commands and data. When an instruction is executed with an I/O address and appropriate R/W state, the corresponding I/O function is performed.

#### SYSTEM MEMORY MAP

			HEX)		
I	IRQ Vector High		FFF		
t	IRQ Vector Low		FFE		
1	RES Vector High		FFD		
1	RES Vector Low		FFC		ROM
	NMI Vector High		FFB		TION I
	NMI Vector Low		FFA		
			FF9		
	User Program				
			800		
<	Unassigned	<	> .		
	Control Register		08F		
			08E		
1	Vinassigned	1	>		
			08B		
	Clear PA1 Neg Edge Detected	(1)	08A		
	Clear PA0 Pos Edge Detected	(1)	089		
	Upper Latch and Transfer Latch				
	to Counter	(2)	088	5	Input/Output
	Lower Count	(2)	087		inputoutput
	Upper Count		086		
	Lower Latch		085		
	Upper Latch		084		
	PORT D		083		
	PORT C		082		
	PORT B		081		
	PORTA		080		
<	Unassigned	<	ξ,		
			03F	ļ	RAM
	User RAM		000		

### Notes:

(1) I/O command only; i.e., no stored data.

(2) Clears Counter Overflow-Bit 7 in Control Register.

# INSTRUCTION SET-ALPHABETIC SEQUENCE

ADC AND ASL	
BCC BCS BEO BIT BMI BNE BPL BRK BVC BVS	Branch on Carry Set Branch on Result Zero Test Bits in Memory with Accumulator Branch on Result Minus Branch on Result not Zero Branch on Result Plus Force Break Branch on Overflow Clear
CLC	Clear Carry Flag
CLD	Clear Decimal Mode
CLI	Clear Interrupt Disable Bit
CLV	Clear Overflow Flag
CMP	Compare Memory and Accumulator
CPX	Compare Memory and Index X
CPY	Compare Memory and Index Y
DEC	Decrement Memory by One
DEX	Decrement Index X by One
DEY	Decrement Index Y by One
EOR	"Exclusive-or" Memory with Accumulator
INC	Increment Memory by One
INX	Increment Index X by One
INY	Increment Index Y by One
JMP	Jump to New Location
JSR	Jump to New Location Saving Return Address

LDA LDX LDY LSR	Load Accumulator with Memory Load Index X with Memory Load Index Y with Memory Shift One Bit Right (Memory or Accumulator)
NOP	No operation
ORA	"OR" Memory with Accumulator
PHA PHP PLA PLP	Push Accumulator on Stack Push Processor Status on Stack Pull Accumulator from Stack Pull Processor Status from Stack
ROL ROR	Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator)
RTI RTS	Return from Interrupt Return from Subroutine
SBC	Subtract Memory from Accumulator with Borrow
SEC	Set Carry Flag
SED SEI	Set Decimal Mode Set Interrupt Disable Status
SEI	Store Accumulator in Memory
STX	Store Index X in Memory
STY	Store Index Y in Memory
TAX TAY TSX TXA TXS TYA	Transfer Accumulator to Index X Transfer Accumulator to Index Y Transfer Stack Pointer to Index X Transfer Index X to Accumulator Transfer Index X to Stack Register Transfer Index Y to Accumulator

# 6500/1 Block Diagram



# SIGNAL DESCRIPTIONS

SIGNAL NAME	PIN NO.	DESCRIPTION
VCC	30	Main power supply + 5V
VRR	1	Separate power pin for RAM. In the event that VCC power is lost, this power retains RAM data.
VSS	12	Signal ground
XTLI	10	Crystal, clock or RC network input for internal clock oscillator.
XTLO	11	Crystal or RC network output from internal clock oscillator.
RES	39	The Reset input is used to initialize the 6500/1. This signal must not transition from low to high for at least eight cycles after VCC reaches operating range and the in-

- ternal oscillator has stabilized.
  - + 10V input enables the test mode.

SIGNAL NAME	PIN NO.	DESCRIPTION
NMI	40	A negative going edge on the Non- Maskable Interrupt signal requests that a non-maskable interrupt be generated within the CPU.
PA0-PA7	38-31	Four 8 bit ports used for either
PB0-PB7	2 <del>9</del> -22	input/output. Each line consists of an active transistor to VSS and
PC0-PC7	20-13	a passive pull-up to $+5V$ . The two
PD0-PD7	9-2	lower bits of the PA port (PA0 and PA1) also serve as edge detect in- puts with maskable interrupts.
CNTR	21	This line is used as a Counter in- put/output line. CNTR is an input in the Event Counter and Pulse Width

Generator modes.

Measurement modes and is an out-

put in the Interval Timer and Pulse



**Pin Configuration** 

#### **ADDRESSING MODES**

**ACCUMULATOR ADDRESSING**—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

**IMMEDIATE ADDRESSING**—In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

**ABSOLUTE ADDRESSING**—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits.

**ZERO PAGE ADDRESSING**—The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

**INDEXED ZERO PAGE ADDRESSING**—(X, Y indexing)—This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

**INDEXED ABSOLUTE ADDRESSING**—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time. **IMPLIED ADDRESSING**—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING**—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

**INDEXED INDIRECT ADDRESSING**—In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

**INDIRECT INDEXED ADDRESSING**—In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

**ABSOLUTE INDIRECT**—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

# INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements

	NET 14 0C 11000		-	-		11	24 R		61	-				•	-		1 '	-85	• • •	2 PAG	10.0	•	86 1		48	• •	1 *			-				161	· I	C	-	100 0	
	971 8A 1100	0	N	0	N	-	OP	N	-	OP	N	- 0	N		OP		0	N	-0	PN		0	N	- 0		1	0	N		00	N	- 0	P	N	-	N	z	1	D
ADC	A+M+C-A (4)(1)			6D								t			51 6				2 7				4						Н		+	Ŧ	+	+	+	-			-
AND	AAM-A (1)	29	2 2	20		3	25		5						21 6			5		5 4	5	10	4	1		1									1	2			
ASL	C < 7 0 < 0		1		6			5	2		2					1		-	1		2	16	,	3		1									Т	,			
ecc	BRANCH ON C-8 (2)				1	1-1		-1	1		1	1							1.	"	1		Ľ	1			90	2							1	·			
BCS	BRANCH ON C-1 (2)																1											2							1	-		-	-
BEO	BRANCH ON Z+1 (2)	+	+	+	+	H		-+	+	-	-	+-	+ +	H	-	+	+	H	+	+	++	-	H	+	+	+				-	+	+	+	+	÷	-		-	-
				I																								2	2							-		-	-
81T	AAM			20	1	3	24	3	2																										•	м, .	1 -	1	- 1
	BRANCH ON N-1 (2)																										30		2							-		-	-
BNE	BRANCH ON Z-6 (2)																		1				l i				D		2							-		-	-
BPL	BRANCH ON N-8 (2)																										10	2	2									-	-
BRK	(See Fig. 1)												7	1		Т		Π						Т	T	Т	Г				Т	Т		Т	T			-	-
svc	BRANCH ON V-8 (2)																									•	50	2	2				1					-	-
BVS	BRANCH ON V+1 (2)																											2					- 1			_			-
CLC	• - C											11	2															-											-
CLD	• • D			1									8 2																							_			
CLI	0-1		+	+	+	H	-	+	+	-	+		2	1	-+-	+	+	H	+	+	+		$\vdash$	+	+	+	⊢	H		+	+	+	+	+	Ŧ			-	-
	• - V							1						11																						-		•	-
CLV												8	8 2	Γ.													1								1	-		-	-
CMP	A-M (1)	C9	2 2	CD EC	4	3	C5	1	2						C1 6	2	DI	5	2 D	5 4	2	DD	4	3 0	9	3									1			-	-
CPX	х-м	EO	2 2	EC	4	3	E4	3	2								1										1								1			-	-
CPY	Y-M	CO	2 2	cc													1				$\square$					1	1									1	11	-	-
DEC	M-1 - M			CE	6	3	C6	5	2										D	6 6	2	DE	7	3								T			1	1	1 -	-	-
DEX	X-1 - X											c	2	•			1																			1.		-	-
DEY	$Y-1 \rightarrow Y$					1						8	2				1																					-	
EOR	A . M - A (1)	49	2 2	40	4	3	45	3	2						41 6	2	51	5	2 5	5 4	2	50	4	3 5		3										, ,		-	-
INC	M+1-M			EE			E6									1				6 6				3	1	1									1	,			_
INX	X+1-X		+	1	1	t l		-	-	-		E	8 2	1	+	+	+	H	f	Ť	t	-	H	+	+	+	+	H		+	+	+	+	+	ť		_		
INY	Y+1-Y												2																							,			
IMP	JUMP TO NEW LOC											14	11	1			1																			-	/ -	-	-
					3	3				. 1																				6C	5	3			1			-	-
JSR	(See Fig. 2) JUMP SUB				6	3																											1		ŀ			-	-
			2 2	AD	4	3													210	5 4	2	80	4	3	19 4	1 3							- 1		14	1.	1 -		-
LDA	M - A (1)		196411	-		116										• #			•					Ŧ						-				1 100				1010 0	
	are dia riga	0*	N I	07	N	-	OP	N											• •						-		0			100 0P		• •		N	•	N			D
LDX	orenarion M → X (1)	0P A2	1964 TO N 10 2 2		N		OP A6	N 3	2										• 0	P N	•	00	N				0					• •		N	2	N :			
L D X L D Y	$\begin{array}{c} \text{orden type} \\ M \rightarrow X \qquad (1) \\ M \rightarrow Y \qquad (1) \end{array}$	0P A2	1964 TO N 10 2 2		N	e 3 3	0P A6 A4	N 3 3	2 2	90	N								• 0	• N	2	0P 8C	N 4	3	-		0					• •		N	2	N .			
LDX LDY LSR	$M \rightarrow X \qquad (1)$ $M \rightarrow Y \qquad (1)$ $\Phi \rightarrow 7 \qquad Q \rightarrow C$	0P A2	1964 TO N 10 2 2		N	e 3 3	OP A6	N 3 3	2 2		N	• 0	PN						• 0	• N	2	00	N 4		-		0					• •		N	2	N :			
LDX LDY LSR NOP		0P A2 A9	N 4 2 2 2 2	0P 2 AE 4E	N 4 4 6	11 1 3 3 3	OP A6 A4 46	N 3 3 5	2 2 2	90	N	• 0		1			0	N	# 0 8 5	P N 4 4 6 6	222	OP BC 5E	N 4 7	3	DE A	1 3	0					• •		N	2	N .			
LDX LDY LSR NOP ORA		0P A2 A9	N 4 2 2 2 2		N 4 4 6	11 1 3 3 3	0P A6 A4	N 3 3 5	2 2	90	N	• 0	N 2	1			0		• 0	P N 4 4 6 6	222	0P 8C	N 4 7	3	-	1 3	0					• •		N	2	N .			
LDX LDY LSR NOP ORA PHA	0*16A1168           M - X         (1)           M - Y         (1)           G-b [7]         0] =>           NO OPERATION         A           A ∨ M - A         A           A - Ms         S-1 - S	0P A2 A9	N 4 2 2 2 2	0P 2 AE 4E	N 4 4 6	11 1 3 3 3	OP A6 A4 46	N 3 3 5	2 2 2	90	N	# O	P N A 2 B 3	1			0	N	# 0 8 5	P N 4 4 6 6	222	OP BC 5E	N 4 7	3	DE A	1 3	0					• •		N	2	N .			
LDX LDY LSR NOP ORA PHA PHP	$M \rightarrow X \qquad (1)$ $M \rightarrow Y \qquad (1)$ $M \rightarrow Y \qquad (1)$ $\Theta \rightarrow \begin{bmatrix} 7 & 0 \end{bmatrix} \Rightarrow C$ $NO OPERATION$ $A \lor M \rightarrow A$ $A \rightarrow M_0 \qquad S-1 \rightarrow S$ $P \rightarrow M_0 \qquad S-1 \rightarrow S$	0P A2 A9	N 4 2 2 2 2	0P 2 AE 4E	N 4 4 6	11 1 3 3 3	OP A6 A4 46	N 3 3 5	2 2 2	90	N	1 E	P N A 2 B 3 B 3	1			0	N	# 0 8 5	P N 4 4 6 6	222	OP BC 5E	N 4 7	3	DE A	1 3	0					• •		N	2	N :	2 0		D    
LDX LDY LSR NOP ORA PHA PHP PLA		0P A2 A9	N 4 2 2 2 2	0P 2 AE 4E	N 4 4 6	11 1 3 3 3	OP A6 A4 46	N 3 3 5	2 2 2	90	N	0 1 4 6	P N A 2 B 3 B 4	1			0	N	# 0 8 5	P N 4 4 6 6	222	OP BC 5E	N 4 7	3	DE A	1 3	0					• •		N	2	N			D 
LDX LDY LSR NOP ORA PHA PHP PLA PLP	$\begin{array}{c} \mbox{eventum} \\ M \to X & (1) \\ M \to Y & (1) \\ \oplus > 7 & 0 \Rightarrow C \\ NO OPERATION \\ A \lor M \to A \\ A \to M_{0} & S-1 \to S \\ P \to M_{0} & S-1 \to S \\ S + 1 \to S & M_{0} \to A \\ S + 1 \to S & M_{0} \to A \end{array}$	0P A2 A9	N 4 2 2 2 2	000 2 AE 2 AC 4E	N 4 6 4	# 3 3 3	OP A6 A4 46 95	N 3 3 5 3	2 2 2 2	0P	2	1 E	P N A 2 B 3 B 4	1			0	N	# 0 8 5 2 1	P N 4 4 6 6	222	OP BC 5E	N 4 7 4	3 1	DE A	1 3	0					• •		N	2	N			D    
LDX LDY LSR NOP ORA PHA PHP PLA	BY 6A ress           M → X         (1)           M → Y         (1)           Ø→ [7_0] → C         NO OPERATION           A ∨ M → A         A           A → Ma         S-1 - S           S + 1 → S         Ma → P           I → S         Ha → P           S + 1 → S         Ma → P	0P A2 A9	N 4 2 2 2 2	2 AE 2 AC 4E 2 OD	N 4 6	11 9 3 3 3 3	OP A6 A4 46 95 26	N 3 5 3	2 2 2 2 2	0P 4A	N 2 2	0 1 4 6	P N A 2 B 3 B 4	1			0	N	# 0 8 5 2 1	P N 4 4 6 6	222	OP BC 5E	N 4 7 4	3	DE A	1 3	0					• •		N	2	N	Z C J - J - J - RES		D     
LDX LDY LSR NOP ORA PHA PHP PLA PLP	BY 6A ress           M → X         (1)           M → Y         (1)           Ø→ [7_0] → C         NO OPERATION           A ∨ M → A         A           A → Ma         S-1 - S           S + 1 → S         Ma → P           I → S         Ha → P           S + 1 → S         Ma → P	0P A2 A9	N 4 2 2 2 2	2 AE 2 AC 4E 2 OD	N 4 6	11 9 3 3 3 3	OP A6 A4 46 95	N 3 5 3	2 2 2 2 2	0P 4A	N 2 2	0 1 4 6	P N A 2 B 3 B 4	1			0	N	2 1 3	P N 4 4 6 6 6 6 6 6	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	OP BC SE 1D	N 4 7 4	3 3 3 1	DE A	1 3	0					• •		N	2	N	Z C J - J - J - RES		D     
LDX LDY LSR NOP ORA PHA PHP PLA PLP ROL	BY 6A ress           M → X         (1)           M → Y         (1)           Ø→ [7_0] → C         NO OPERATION           A ∨ M → A         A           A → Ma         S-1 - S           S + 1 → S         Ma → P           I → S         Ha → P           S + 1 → S         Ma → P	0P A2 A9	N 4 2 2 2 2	2 AE 2 AC 4E 2 OD	N 4 6	11 9 3 3 3 3	OP A6 A4 46 95 26	N 3 5 3	2 2 2 2 2	0P 4A	N 2 2	P 0	P N A 2 B 3 B 4	1			0	N	2 1 3	P N 4 4 6 6 6 6 6 6	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	OP BC SE 1D	N 4 7 4 7	3 3 3 1	DE A	1 3	0					• •		N	2	N :	Z ( /		D 
LDX LDY LSR NOP ORA PHA PHA PLA PLA PLP ROL ROR RTI	BY 6A ress           M → X         (1)           M → Y         (1)           Ø→ [7_0] → C         NO OPERATION           A ∨ M → A         A           A → Ma         S-1 - S           S + 1 → S         Ma → P           I → S         Ha → P           S + 1 → S         Ma → P	0P A2 A9	N 4 2 2 2 2	2 AE 2 AC 4E 2 OD	N 4 6	11 9 3 3 3 3	OP A6 A4 46 95 26	N 3 5 3	2 2 2 2 2	0P 4A	N 2 2	P 0	P N A 2 B 3 B 3 B 4 B 4	1			0	N	2 1 3	P N 4 4 6 6 6 6 6 6	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	OP BC SE 1D	N 4 7 4 7	3 3 3 1	DE A	1 3	0					• •		N	2	N :	Z (	TOP	D 
LDX LDY LSR NOP ORA PHA PHA PLA PLP ROL ROR RTI RTS	$ \begin{array}{c} \text{BYEATION} \\ M - X & (1) \\ M - Y & (1) \\ \oplus \left[ 7 & 0 \right] \Rightarrow C \\ \text{NO OPERATION} \\ A \lor M - A \\ A - M_0 & S - 1 - S \\ S + 1 - S & M_0 - A \\ S + 1 - S & M_0 - A \\ S + 1 - S & M_0 - A \\ \hline \hline \\ \hline$	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 6E	N 4 4 6 4 6 6 6	3 3 3 3 3	OP A6 A4 46 95 26 66	N 3 5 3 5 5	2 2 2 2 2 2 2 2	0P 4A	N 2 2	P 0	P N A 2 B 3 B 3 B 4 B 4 B 4 D 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0P N	5 2	11	5	# 0 8 5 2 1 3 3	P N 4 4 6 6 6 6 6 6 6 6 6	2 2 2 2	0P 8C 5E 1D 3E 7E	N 4 7 4 7 7 7 7	3 3 3 1 3 3	19 4	8 3						• •		N	2	N :	Z (	TOP	D 
LDX LDY LSR NOP ORA PHA PLA PLP ROL ROR RTI RTS SBC	$ \begin{array}{c} \hline \\ \hline \\ M - X & (1) \\ M - Y & (1) \\ \hline \\ \Theta - \begin{bmatrix} 7 & 0 \end{bmatrix} + C \\ NO OPERATION \\ A \vee M - A \\ A - M_0 & S - 1 - S \\ S + 1 - S & M_0 - P \\ \hline \\ \hline \\ F - M_0 & S - 1 - S \\ S + 1 - S & M_0 - P \\ \hline \\$	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 OD 2 AE 2 OD	N 4 4 6 4 6 6 6	3 3 3 3 3	OP A6 A4 46 95 26 66	N 3 5 3 5 5	2 2 2 2 2	0P 4A	N 2 2	0 1 4 4 6 2 1 1	P N A 2 B 3 B 4 B 4 B 4 B 6 D 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		5 2	11	5	2 1 3	P N 4 4 6 6 6 6 6 6 6 6 6	2 2 2 2	0P 8C 5E 1D 3E 7E	N 4 7 4 7 7 7 7	3 3 3 1 3 3	19 4	8 3						• •		N	2	N :	Z (		D 
LDX LDY LSP ORA PHA PLA PLP ROL ROL RTI SBC SEC	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 OD 2 E 6E	N 4 4 6 4 6 6 6	3 3 3 3 3	OP A6 A4 46 95 26 66	N 3 5 3 5 5	2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 64 21 1	P N A 2 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 6 B 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0P N	5 2	11	5	# 0 8 5 2 1 3 3	P N 4 4 6 6 6 6 6 6 6 6 6	2 2 2 2	0P 8C 5E 1D 3E 7E	N 4 7 4 7 7 7 7	3 3 3 1 3 3	19 4	8 3						• •		N	2	N :	Z (		D 
LDX LDY LSR NOPA PHA PLA PLA PLP ROL ROR RTI SBC SEC SED	$ \begin{array}{c} \hline \begin{tabular}{lllllllllllllllllllllllllllllllllll$	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 OD 2 E 6E	N 4 4 6 4 6 6 6	3 3 3 3 3	OP A6 A4 46 95 26 66	N 3 5 3 5 5	2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 61 21 1 1 44 91 34 5	P N A 2 B 3 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 2 B 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0P N	5 2	11	5	# 0 8 5 2 1 3 3	P N 4 4 6 6 6 6 6 6 6 6 6	2 2 2 2	0P 8C 5E 1D 3E 7E	N 4 7 4 7 7 7 7	3 3 3 1 3 3	19 4	8 3						• •		N	2	N :	Z (		D 
LDX LDY LSR NOP ORA PHA PHP PLA ROL ROL ROL RTI RTS SBC SEC SEC	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 OD 2 ED	N 4 6 4 6 4 6 4 6 6 4 6 6 6 6 6 6 6 6 6	3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5	N 3 5 3 5 5 5 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 61 21 1 1 44 91 34 5	P N A 2 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 6 B 6		01 0 E1 0	4 <i>a</i> 5 2	11	N 5	# 0 5 2 1 3 7 2 F	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	OP BC SE 1D 3E 7E	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1							• •		N	2	N :	Z (		D 
LDX LDX LSR NOP ORA PHA PHP PLA PLP PLA ROL ROR RTI RTS SBC SEC SEC SEC SEC SEC	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 OD 2 E D 800	6 4 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	14 9 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85	N 3 5 5 5 5 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 61 21 1 1 44 91 34 5	P N A 2 B 3 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 2 B 2		0P N	4 <i>a</i> 5 2	11	N 5	# 0 8 5 2 1 3 3	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1	8 3							50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDX LDY LSR NOP ORA PHA PLP ROL ROR RTI SBC SEC SEC SEC SEI STA STX	$ \begin{array}{c} \text{BY BATION} \\ \text{M} - X & (1) \\ \text{M} - Y & (1) \\ \text{O-b} [Z & 0] \Rightarrow C \\ \text{NO OPERATION} \\ \text{A V M - A} \\ \text{A - Ma} & S-1 - S \\ \text{P - Ma} & S-1 - S \\ \text{S + 1 - S} & \text{Ma - A} \\ \text{S + 1 - S} & \text{Ma - A} \\ \text{S + 1 - S} & \text{Ma - A} \\ \text{S - Ma} & S-1 - S \\ \text{Fe full TATIN INT} \\ \text{S - Fe full TATRN INT} \\ \text{I - C} \\ 1 - C \\ 1 - 1 \\ \text{A - M} \\ \text{X - M} \\ \text{X - M} \\ \end{array} $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 61 21 1 1 44 91 34 5	P N A 2 B 3 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 2 B 2		01 0 E1 0	4 <i>a</i> 5 2	11	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1									4	2	N :	Z (		D 
LDX LDX LSR NOP PHA PHP PLA PLP ROL ROR RTI RTS SBC SED SEI SET STX STX	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 61 21 1 1 44 91 34 5	P N A 2 B 3 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 2 B 2		01 0 E1 0	4 <i>a</i> 5 2	11 11 2 F1	N 5	# 0 5 2 1 3 7 2 F	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDX LSR NOP PHA PHP PLA PLP ROL ROR RTI RTS SBC SED SEI SET STX STX	$ \begin{array}{c} \text{BY BATION} \\ M \to X & (1) \\ M \to V & (1) \\ \Phi \to [2 & 0] \Rightarrow C \\ \text{NO OPERATION} \\ A \lor M \to A \\ A \to Ma \\ S \to 1 - S \\ S + 1 - S \\ \text{Model} S \to 1 - S \\ S + 1 - S \\ \text{Model} S \to 1 - S \\ \text{Model} S \to$	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	e O 1 E 44 61 21 1 1 44 91 34 5	P N A 2 B 3 B 4 B 4 B 4 B 4 C 6 C 6 C 6 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7		01 0 E1 0	4 <i>a</i> 5 2	11 11 2 F1	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDY LSR NOP PHA PHP PLA PLP ROL RTI RTS SBC SEC SEC SEC SEC SEC SET STA STA	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E. 44 64 64 64 64 64 64 64 64 64 64 64 64	P N A 2 B 3 B 4 B 4 B 4 B 4 C 6 C 6 C 6 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7		01 0 E1 0	4 <i>a</i> 5 2	11	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDX LDX LSR NOP PHA PHA PHA PLP ROL ROR RTI SBC SEC SEC SEC SEC SEC SEC SEC SEC SEC SE	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E. 44 64 64 64 64 64 64 64 64 64 64 64 64	P N A 2 B 3 B 3 B 4 B 4 B 4 B 6 B 6 B 6 B 2 B 2 B 2 C C C C C C C C C C C C C C C C C C C		01 0 E1 0	4 <i>a</i> 5 2	11	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDY LSR NOP ORA PHA PLA PLA PLA PLA ROL RTI RTS SBC SEC SEC SEI STA	$ \begin{array}{c} \text{BY BATION} \\ M - X & (1) \\ M - Y & (1) \\ \Phi - [2 & 0] \Rightarrow C \\ \text{NO OPERATION} \\ A \vee M - A \\ A - Ma \\ S - 1 - S \\ P - Ma \\ S - 1 - S \\ \text{Model} S - 1 - S \\ S + 1 - S \\ \text{Model} S - 1 - S \\ M$	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E	N       A       Z       B       B       B       C       B       C <t< td=""><td></td><td>01 0 E1 0</td><td>4 <i>a</i> 5 2</td><td>11</td><td>N 5</td><td>2 1 3 2 F 2 9</td><td>P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td><td>222</td><td>0P 8C 5E 1D 3E 7E FD</td><td>N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1</td><td>3 3 3 1 3 3 3 3</td><td>19 1 19 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>50 10 10 10 10 10 10 10 10 10 10 10 10 10</td><td>4</td><td>e 1</td><td>N :</td><td>Z (</td><td></td><td>D </td></t<>		01 0 E1 0	4 <i>a</i> 5 2	11	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDY LSR NOP ORA PHA PHA PLA PLP ROL ROR ROR SEC SEC SEC SEC SEC SEC SEC STA STA STA TAY TAY	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E 44 66 21 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 1 44 66 21 1 1 1 44 66 21 1 1 1 44 66 21 1 1 1 1 44 66 21 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N       A       Z       B       B       B       C       B       C <t< td=""><td></td><td>01 0 E1 0</td><td>4 <i>a</i> 5 2</td><td>11 11 2 F1</td><td>N 5</td><td>2 1 3 2 F 2 9</td><td>P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td><td>222</td><td>0P 8C 5E 1D 3E 7E FD</td><td>N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1</td><td>3 3 3 1 3 3 3 3</td><td>19 1 19 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>50 10 10 10 10 10 10 10 10 10 10 10 10 10</td><td>4</td><td>e 1</td><td>N :</td><td>Z (</td><td></td><td>D </td></t<>		01 0 E1 0	4 <i>a</i> 5 2	11 11 2 F1	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDX LSR NOP ORA PHA PLA PLP ROR RTI RTS SEC SEC SEC SEC SEC SEC SET STA STA X TAX TAX	$\begin{array}{c} \text{BY BATION} \\ M \to X & (1) \\ M \to V & (1) \\ \Phi \to [2 & 0] \Rightarrow C \\ \text{NO OPERATION} \\ A \vee M \to A \\ A \to Ma & S-1 - S \\ P \to Ma & S-1 - S \\ S+1 - S & Ma - P \\ \hline \hline \\ F_{1} \to [2] \to [2] \\ F_{2} \to [2] \to [2] \\ F_{2} \to [1] \text{TRN INT} \\ \hline \\ F_{1} \to [2] \to [2] \\ F_{2} \to [2] \\ F_{3} \to [2] \\ F_{3$	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	N       A       B       B       B       B       B       B       B       B       B       C       B       C <t< td=""><td></td><td>01 0 E1 0</td><td>4 <i>a</i> 5 2</td><td>11 11 2 F1</td><td>N 5</td><td>2 1 3 2 F 2 9</td><td>P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td><td>222</td><td>0P 8C 5E 1D 3E 7E FD</td><td>N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1</td><td>3 3 3 1 3 3 3 3</td><td>19 1 19 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>50 10 10 10 10 10 10 10 10 10 10 10 10 10</td><td>4</td><td>e 1</td><td>N :</td><td>Z (</td><td></td><td>D </td></t<>		01 0 E1 0	4 <i>a</i> 5 2	11 11 2 F1	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDX LSR NOP ORA PHA PLA PLP ROR RTI RTS SEC SEC SEC SEC SEC SEC SEC SET STA STA X TAX TXA Y TXA	$\begin{array}{c} \hline \\ \hline $	0P A2 A9	2 1 2 1	2 AE 2 AC 4E 2 0D 2 E 5 E 5 E 8 D 8 D 8 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 26 66 E5 85 85	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E 44 66 21 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 44 66 21 1 1 1 44 66 21 1 1 1 44 66 21 1 1 1 44 66 21 1 1 1 1 44 66 21 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N       A       B       B       B       B       B       B       B       B       B       B       B       C       B       C <t< td=""><td></td><td>01 0 E1 0</td><td>4 <i>a</i> 5 2</td><td>11 11 2 F1</td><td>N 5</td><td>2 1 3 2 F 2 9</td><td>P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td><td>222</td><td>0P 8C 5E 1D 3E 7E FD</td><td>N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1</td><td>3 3 3 1 3 3 3 3</td><td>19 1 19 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>50 10 10 10 10 10 10 10 10 10 10 10 10 10</td><td>4</td><td>e 1</td><td>N :</td><td>Z (</td><td></td><td>D </td></t<>		01 0 E1 0	4 <i>a</i> 5 2	11 11 2 F1	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	e 1	N :	Z (		D 
LDX LDX LSR NOP ORA PHA PLA PLA PLA ROR RTI RTS SEC SEC SEC SEC SEC SEC SEC SEC SEC SE	$\begin{array}{c} \text{BY BATION} \\ M \to X & (1) \\ M \to Y & (1) \\ \Phi \to Z & 0 \Rightarrow C \\ \text{NO OPERATION} \\ A \lor M \to A \\ A \to M_{0} & S - 1 - S \\ P \to M_{0} & S - 1 - S \\ P \to M_{0} & S - 1 - S \\ S + 1 - S & M_{0} - A \\ S + 1 - S & M_{0} - A \\ \hline \hline C & C & C \\ \hline $	699 E9	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 AE 2 AC 2 AE 2 AC 4E 2 OD 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E		14 3 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 95 66 66 E5 85 86 84	N 3 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	N       A       2       B       3       B       3       B       3       4       5       6       6       6       8       2 <t< td=""><td></td><td>E1 0</td><td>5 2</td><td>11 11 2 F1</td><td>N 5</td><td>2 1 3 2 F 2 9</td><td>P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td><td>222</td><td>0P 8C 5E 1D 3E 7E FD</td><td>N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1</td><td>3 3 3 1 3 3 3 3</td><td>19 1 19 1</td><td></td><td></td><td>N</td><td></td><td></td><td></td><td></td><td>50 10 10 10 10 10 10 10 10 10 10 10 10 10</td><td>4</td><td>2</td><td></td><td>Z C V - V J - - - - - - - - - - - - -</td><td></td><td></td></t<>		E1 0	5 2	11 11 2 F1	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1			N					50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	2		Z C V - V J - - - - - - - - - - - - -		
LDX LDY LDY LSR NOP ORA PHP PLA ROL ROR RTI SEC SEC SEC SEC SEC SEC SEC SEC SEC SEC	$\begin{array}{c} \hline \\ \hline $	69 E9	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 AE 2 AC 2 AE 2 AC 4E 2 OD 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	OP A6 A4 46 05 26 66 66 65 85 85 86 84 84	N 3 5 5 5 5 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A	N 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	N           A         2           B         3           B         3           B         3           B         3           B         4           B         6           B         6           B         2           A         2           A         2           A         2           A         2           A         2           A         2           B         2           A         2           B         2           A         2           B         2           A         2           B         2           X         2		00 h	5 2 5 2	11 11 2 F1	N 5	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1								50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	2		Z C V - V J - - - - - - - - - - - - -	1	
LDX LDX LDY LDX LDY NOPA PHA PHA PLP ROL ROR ROR ROL ROR SEC SEC SEC SEC SEC SEC SEC SEC SET X STX TAX TAX TAX TXA TXA TXA TXA	$\begin{array}{c} \hline \\ \hline $	E9	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 AE 2 AC 2 AE 2 AC 4E 2 OD 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E		14 8 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A6 A4 46 95 26 66 65 85 86 84 84	N 3 3 5 5 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A 5A	N 2 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	N           A         2           B         3           B         3           B         3           B         4           B         4           B         6           B         2           B         2           B         2           A         2           B         2           A         2           B         2           A         2           B         2           A         2           B         2           A         2           B         2           A         2           B         7		01 0 E1 0 B1 0 EX DEX	4 d 5 2 6 2 7	2 F1	N 5 6	2 1 3 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 3E 7E FD	N 4 7 4 4 7 7 4 4 1 1 1 1 1 1 1 1 1 1 1 1	3 3 3 1 3 3 3 3	19 1 19 1		AD	D					50 10 10 10 10 10 10 10 10 10 10 10 10 10	4	2		Z C 4 - 4 - - - - - - - - - - - - - -	TOP 7	D 
LDX LDX LSR NOP PHA PHA PLA PLA PLA PLA PLA RTI RTS SEC SEC SEC SEC SEC SEC SEC STA STA Y TAX TXA TXA TXA TXA TXA A A	$\begin{array}{c} \text{BY BATION} \\ \textbf{M} - \textbf{X} & (1) \\ \textbf{M} - \textbf{Y} & (1) \\ \textbf{OPE} [\textbf{Z} & \textbf{O}] \Rightarrow \textbf{C} \\ \textbf{NO OPERATION} \\ \textbf{A V M} - \textbf{A} \\ \textbf{A - Ma} & \textbf{S-1} - \textbf{S} \\ \textbf{P} - \textbf{Ma} & \textbf{S-1} - \textbf{S} \\ \textbf{S} + \textbf{1} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{1} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{1} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{I} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{I} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} = \textbf{Fq} \cdot \textbf{I} \textbf{ITRN INT} \\ \textbf{INT} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{I} \\ \textbf{A} - \textbf{M} \\ \textbf{X} - \textbf{M} \\ \textbf{Y} - \textbf{M} \\ \textbf{A} - \textbf{Y} \\ \textbf{S} - \textbf{X} \\ \textbf{X} - \textbf{X} - \textbf{X} \\ \textbf{X} - \textbf{X} \\ \textbf{X} - \textbf{X} \\ \textbf{X} - \textbf{X} \\ \textbf{X} $	E9	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 AE 2 AC 2 AE 2 AC 4E 2 OD 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E		14 8 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A6 A4 46 95 26 66 65 85 86 84 84	N 3 3 5 5 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A 5A	N 2 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	N           A           B           B           B           B           B           B           B           B           B           C           B           C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	E1 0	5 2 5 2 7 2	2 F1	5	2 1 3 7 2 5 9 9	P N 4 4 6 6 5 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222222222222222222222222222222222222222	0P 8C 5E 1D 7E 7D 9D	N 4 7 4 7 7 7 4 5 5	3 1	19 1 19 1		AD	D					≫   36 ≫6	A	2 2 2 2 2		Z C 4 - 4 -      	TOP 7	D 
LDX LDY LDY LDY LDY PN PN PHA PHA PLP ROL RTI RTS SEC SEC SEC SEC SEC SEC SEC SEC SEC SE	OPTIGN 1400           M - X         (1)           M - Y         (1)           A V M - A         A           A - Ma         S-1 - S           S + 1 - S         M - A           S + 1 - S         M - A           General 10 PTRN INT.         Set General 10 PTRN INT.           General 10 PTRN INT.         Set General 10 PTRN INT.           J - C         - A         (1)           1 - C         - A         (1)           1 - C         - M         X           A - M         X         M           Y - M         A         - X           A - Y         S         - X           S - X         X         - A           X - A         - Y         - S           V - A         - S         Y           A - Y         - S         - Y           A - Y         - S         - Y           A - Y         - S         - Y           A - Y         - S         - Y           A - Y         - S         - A <td>E9</td> <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> <td>2 AE 2 AC 4E 2 AC 4E 2 AC 4E 2 BD 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C</td> <td></td> <td>3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3</td> <td>0P A6 A4 46 95 26 66 65 85 86 84 84</td> <td>N 3 3 5 5 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3</td> <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> <td>0P 4A 5A</td> <td>N 2 2 2</td> <td>0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9</td> <td>P N A 2 B 3 B 3 B 4 B 4 B 6 B 2 B 2 B 2 B 2 B 2 B 2 C 2 B 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C</td> <td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td> <td>E1 0</td> <td>5 2 5 2 5 2</td> <td>2 F1</td> <td>N 5 5 6</td> <td># 0 8 5 2 1 3 7 2 F 2 9 9 9</td> <td>P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td> <td>222</td> <td>0P 8C 5E 1D 7E 7D 9D</td> <td>N 4 7 4 7 7 7 4 5 5</td> <td>3 1</td> <td>19 1 19 1</td> <td></td> <td>AD SUI AN OR</td> <td></td> <td></td> <td>T</td> <td></td> <td></td> <td>≫   36 ≫6</td> <td></td> <td>2</td> <td></td> <td>Z C 4</td> <td>TOR </td> <td>D </td>	E9	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 AE 2 AC 4E 2 AC 4E 2 AC 4E 2 BD 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A6 A4 46 95 26 66 65 85 86 84 84	N 3 3 5 5 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 4A 5A	N 2 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	P N A 2 B 3 B 3 B 4 B 4 B 6 B 2 B 2 B 2 B 2 B 2 B 2 C 2 B 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	E1 0	5 2 5 2 5 2	2 F1	N 5 5 6	# 0 8 5 2 1 3 7 2 F 2 9 9 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 7E 7D 9D	N 4 7 4 7 7 7 4 5 5	3 1	19 1 19 1		AD SUI AN OR			T			≫   36 ≫6		2		Z C 4	TOR 	D 
LDX LDX LDY LDX LDY NOPA PHA PHA PHA PLP ROL ROR ROR RTI RTS SBC SEC SEC SEC SEC SET STX STX STX TAX TAX TXA TXA TXA TXA TXA TXA TXA T	$\begin{array}{c} \text{BY BATION} \\ \textbf{M} - \textbf{X} & (1) \\ \textbf{M} - \textbf{Y} & (1) \\ \textbf{OPE} [\textbf{Z} & \textbf{O}] \Rightarrow \textbf{C} \\ \textbf{NO OPERATION} \\ \textbf{A V M} - \textbf{A} \\ \textbf{A - Ma} & \textbf{S-1} - \textbf{S} \\ \textbf{P} - \textbf{Ma} & \textbf{S-1} - \textbf{S} \\ \textbf{S} + \textbf{1} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{1} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{1} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{I} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} + \textbf{I} - \textbf{S} & \textbf{Ma} - \textbf{A} \\ \textbf{S} = \textbf{Fa} \textbf{I} \textbf{INTRN INT} \\ \textbf{INT} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{C} \\ \textbf{I} - \textbf{A} \\ \textbf{A} - \textbf{M} \\ \textbf{X} - \textbf{M} \\ \textbf{Y} - \textbf{M} \\ \textbf{A} - \textbf{X} \\ \textbf{A} - \textbf{Y} \\ \textbf{S} - \textbf{X} \\ \textbf{X} - \textbf{A} \\ \textbf{X} - \textbf{S} \\ \textbf{Y} - \textbf{A} \\ DD I TO "N" IF PAGE BOID C1 TO "N" IF BRANCH D0 2 TO $	E9		2 2E 2 4E 2 4C 2 4E 2 6C 2 ED 8D 8E 8C 8C 8C 8C 8C 8C 8C 8C 8C 8C		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A6 A4 46 05 26 66 E5 85 86 84 85 86 84 ED ED ED	N 3 3 3 5 5 5 3 3 3 3 3 3 3 3 4 GE	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0P	N 2 2 2	0 0 1 E. 44 61 21 1 44 61 34 57 71 4 4 61 34 57 71 4 8 8 9	P N A 2 B 3 B 3 B 4 B 4 B 6 B 2 B 2 B 2 B 2 B 2 B 2 C 2 B 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	E1 0	5 2 5 2 5 2	2 F1	N 5 5 6	2 1 3 7 2 5 9 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	0P 8C 5E 1D 7E 7D 9D	N 4 7 4 7 7 7 4 5 5	3 1	19 1 19 1		AD SUI AN OR EX			T			≫   36 ≫6		2		Z C 4 - 4 -      	TOR 	D 

Note: MOS Technology cannot assume liability for the use of undefined OP Codes

# **SPECIFICATIONS**

# **Maximum Ratings**

Rating	Symbol	Value	Unit	
Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	Vdc	
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	Vdc	
Operating Temperature Range	TA	0 to + 70	°C	
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

# Static D.C. Characteristics (V<sub>CC</sub> = 5V $\pm$ 5%, T<sub>A</sub> = 0° -70° C)

Characteristic	Symbol	Min	Тур	Max	Unit
Power Dissipation (Outputs High)	PD		500	_	mW
RAM Standby Voltage (Retention Mode)	V <sub>RR</sub>	3.5	_	V <sub>CC</sub>	Vdc
RAM Standby Current (Retention Mode)	IRR	_	10	-	mAdc
Input High Voltage (Normal Operating Levels)	VIH	+ 2.0	_	V <sub>CC</sub>	Vdc
Input Low Voltage (Normal Operating Levels)	VIL	- 0.3	_	+ 0.8	Vdc
Input Leakage Current					
$V_{in} = 0$ to 5.0 Vdc	IN		± 1.0	± 2.5	μAdc
RES, NMI			± 1.0	-	μAdc
Input High Voltage (XTLI)	VIHXT	+ 4.0	—	V <sub>CC</sub>	Vdc
Input Low Voltage (XTLI)	VILXT	- 0.3	-	+ 0.8	Vdc
Input Low Current					
$(V_{IL} = 0.4 \text{ Vdc})$	hL.	_	- 1.0	- 1.6	mAdc
Output High Voltage					
$(V_{CC} = min, I_{Load} = -100 \mu Adc)$	VOH	- 2.4	_	-	Vdc
Output High Voltage	VCMOS	V <sub>CC</sub> -30%		-	Vdc
(V <sub>CC</sub> = min) Output Low Voltage					
$(V_{CC} = min, I_{Load} = 1.6 mAdc)$	VOL		_	+ 0.4	Vdc
Output High Current (Sourcing)					
$(V_{OH} = 2.4 \text{ Vdc})$	ЮН	- 100		-	μAdc
Output Low Current (Sinking)					
$(V_{OL} = 0.4 \text{ Vdc})$	IOL	1.6	_	-	mAdc
Input Capacitance					
(V <sub>in</sub> - 0, T <sub>A</sub> = 25°C, f = 1.0 MHz) PA, PB, PC, PD, CNTR	C <sub>in</sub>	_	_	10	pF
XTLI, XTLO		_		50	pF
Output Capacitance					
$(V_{in} - 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	Cout	_	_	10	pF
I/O Port Resistance	RL	3.0	6.0	11.5	KΩ
PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7, CNTR					

NOTE: Negative sign indicates outward current flow, positive indicates inward flow.

# AC Characteristics (V<sub>CC</sub> = 5V $\pm$ 5%, T<sub>A</sub> = 0° to 70°C)

		1 MH	z	2 M		
Parameter	Symbol	Min	Max	Min	Max	Unit
XTLI Input Clock Cycle Time	т <sub>сус</sub>	0.500	5.0	0.250	5.0	μsec
Internal Write to Peripheral Data Valid (TTL)	T <sub>PDW</sub>	1.0	—	0.5	-	μsec
Internal Write to Peripheral Data Valid (CMOS)	TCMOS	2.0	—	1.0	-	μsec
Peripheral Data Setup Time	T <sub>PDSU</sub>	400	—	200	—	nsec
Count and Edge Detect Pulse Width	T <sub>PW</sub>	1.0	—	0.5	—	μSec

# **TIMING CHARACTERISTICS**



# 6500/1 ORDER QUESTIONNAIRE

The following information must be submitted with each custom ROM program. An order will not be processed unless it is accompanied by this information. Due to device design, chip option information must be implemented coincident with ROM program.

Code Name (if any)	Customer Part Number
Special Instructions	
Special instructions	
	Date
CUSTOMER:	
Company	
Division	
Address	
City	State Zip
Technical Contact	Tel. ( )
Production Authorization	Date
Authorize	d Signature
Part Marking Specify (Optional – Maximum 12 Characters or	]
Specify (Optional — Maximum 12 Characters or	Spaces)
	LOGO
External Frequency Reference is:(Spe	ecify "C" or "R") DATE CODE
C = Crystal d	
R = RC Net	work
Check desired Pull-Up Option:	
I/O Port A Leave Internal Pull-Ups*	Delete Internal Pull-Ups
I/O Port B Leave Internal Pull-Ups*	Delete Internal Pull-Ups
I/O Port C Leave Internal Pull-Ups*	Delete Internal Pull-Ups
I/O Port D Leave Internal Pull-Ups*	Delete Internal Pull-Ups
CNTR Leave Internal Pull-Up*	Delete Internal Pull-Up
*Same as R6500/1	E Emulator Device
ROM Start and Stop Address in Submitted Media (Tap	es, Cards):
ROM Data Start Address is:	(three hexadecimal digits) (min $=$ 800)
ROM Date Stop Address is:	(three hexadecimal digits) (must be = $FFF$ )
Note: FFA — FFF must contain NMI, RES and IRQ	
Note: All addresses and related bit patterns must be	
Input and Verify Media:  Paper Tape  Card Dec	k  Eprom  Other SPECIFY
Date Format: INTEL HEX I M.O.S. HEX I Other	
Verification:  Hold  Not Required  Released .	
	voltage level, logical "0" = most negative voltage level. v acceptable formats for ROMS. Other formats may be
possible but only with marketing evaluation an	
	ples of same are acceptable as Prom Program Inputs. Two

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising ot of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

