

950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TLX 846-100 MOSTECHGY VAFG

2364 STATIC READ ONLY MEMORY (8192x8)

DESCRIPTION

The 2364 high performance read only memory is organized 8192 words by 8 bits with access times of less than 450 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels.

The 2364 operates totally asynchronously. No clock input is required. The programmable chip select input allows two 64K ROMS to be OR-tied without external decoding.

Designed to replace two 2732 32K EPROMS, the 2364 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMS after prototyping with EPROMS.

- 8192 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time 450 ns (max)
- Completely TTL Compatible
- Totally Static Operation
- Three-State Outputs for Wire-OR Expansion
 400mV Noise Immunity on Inputs
- One Programmable Chip Select
- Pin Compatible with 2716 & 2732 EPROM
- Replacement for Two 2732s
- 2716/2732 EPROMS Accepted as **Program Data Inputs**

Package	Access	Temperature
Type	Time	Range
Molded	450 ns	0°C to +70°C
Ceramic	450 ns	0°C to +70°C
Molded	350 ns	0°C to +70°C
Ceramic	350 ns	0°C to +70°C
	Type Molded Ceramic Molded	TypeTimeMolded450 nsCeramic450 nsMolded350 ns

*Final Part Number will be assigned by manufacturer.

PIN CONFIGURATION					
	2364				
A7 C	1.	24 VCC			
A6 🗖	2	23 🗖 A8			
A5 🗖	3	22 🗖 Ag			
A4 🗖	4	21 D ^A 12			
A3 🗖	5	20 CS1 / CS1			
A2 C	6				
	7	18 ALL			
AO C	8	17 08			
01	9	16 07			
02 C	10	1506			
03 C	11	14 05			
GND	12	13 04			



ABSOLUTE MAXIMUM RATINGS

Ambient Operating Temperature	0° to +70°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5.0V \pm 5\%$ (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
ICC1	Power Supply Current		125	mA	$V_{IN} = V_{CC}, V_O = Open, T_A = 0^{\circ}C$
ICC2	Power Supply Current	n boost this page	120	mA	$V_{IN} = V_{CC}, V_O = Open, T_A = 25^{\circ}C$
10	Output Leakage Current	in a second second in the	10	μΑ	Chip Deselected, $V_0 = 0$ to V_{CC}
4	Input Load Current	o o teo de la	10	μA	$V_{CC} = Max. V_{IN} = O to V_{CC}$
VOL	Output Low Voltage		0.4	Volts	$V_{CC} = Min. I_{OL} = 2.1 mA$
VOH	Output High Voltage	2.4	Rooth March	Volts	$V_{CC} = Min. I_{OH} = -400\mu A$
VIL	Input Low Voltage	-0.5	0.8	Volts	See note 1
VIH	Input High Voltage	2.0	V _{CC} +1	Volts	

A. C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5.0V \pm 5\%$ (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
^t ACC	Address AccessTime	a ana ana	450	ns	And an and the second second second
tco	Chip Select Delay		200	ns	Care Nata D
^t DF	Chip Deselect Delay		175	ns	See Note 2
^t OH	Previous Data Valid After Address Change Delay	40		ns	

CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1.0MHz, See Note 3

Symbol	Parameter	Min.	Max.	Units	Test Conditions
C _{IN}	Input Capacitance		8	pF	All Pins except Pin under
C _{OUT}	Output Capacitance		10	pF	Test Tied to AC Ground

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

Note 2: Loading 1 TTL + 100 pF, input transition time: 20 ns. Timing measurement levels: input 1.5V, output 0.8V and 2.0V. C₁ = 100 pF.

Note 3: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



BLOCK DIAGRAM













MOS TECHNOLOGY, INC. reserves the right to make changes to any products herein to improve reliability, function or design. MOS TECHNOLOGY, INC. does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.