

950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TLX 846-100 MOSTECHGY VAFG

# 2332 STATIC READ ONLY MEMORY (4096x8)

#### DESCRIPTION

The 2332 high performance read only memory is organized 4096 words by 8 bits with access times of less than 350 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels.

The 2332 operates totally asynchronously. No clock input is required. The two programmable chip select inputs allow four 32K ROMS to be OR-tied without external decoding.

Designed to replace two 2716 16K EPROMS, the 2332 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMS after prototyping with EPROMS.

- 4096 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time 2332 450 ns 2332A 350 ns
- Completely TTL Compatible
- Totally Static Operation

- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- Pin Compatible with 2716 & 2732 EPROM
  - Replacement for Two 2716s
  - 2708/2716 EPROMS Accepted as Program Data Inputs
  - 400mV Noise Immunity on Inputs

	ORDERING	<b>INFORMATION:</b>
--	----------	---------------------

Part	Package	Access	Temperature
Number*	Type	Time	Range
MPS2332	Molded	450 ns	0°C to +70°C
MPS2332A	Molded	350 ns	0°C to +70°C
MCS2332	Ceramic	450ns	0°C to +70°C
MCS2332A	Ceramic	350ns	0°C to +70°C

\*Final Part Number will be assigned by manufacturer

PIN CUNFIGURATION					
	2332				
A7 C		24	Vcc		
A6 C	2	23	<b>J</b> A8		
A5 🗖	3	22	<b>A</b> 9		
A4 🗖	4	21	CS2/CS2		
A3 C	5				
A2 C	6	19	<b>J</b> AIO		
	7	18			
AO C	8	17	08		
01	9	16	]07		
02 0	10	15	306		
<b>0</b> 3 □	11	14	<b>]</b> 05		
	12	13	304		
		Care of the owner of the			

A CONCICURATION

## **ABSOLUTE MAXIMUM RATINGS**

Ambient Operating Temperature	0° to +70°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### **D.C. CHARACTERISTICS**

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5.0V \pm 5\%$  (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
ICC1	Power Supply Current		125	mA	$V_{IN} = V_{CC}, V_O = Open, T_A = 0^{\circ}C$
ICC2	Power Supply Current		120	mA	$V_{IN} = V_{CC}, V_O = Open, T_A = 25^{\circ}C$
0	Output Leakage Current		10	μA	Chip Deselected, $V_0 = 0$ to $V_{CC}$
4	Input Load Current		10	μΑ	$V_{CC} = Max. V_{IN} = 0 \text{ to } V_{CC}$
VOL	Output Low Voltage		0.4	Volts	$V_{CC} = Min. I_{OI} = 2.1 mA$
VOH	Output High Voltage	2.4		Volts	$V_{CC} = Min. I_{OH} = -400 \mu A$
VIL	Input Low Voltage	-0.5	0.8	Volts	See note 1
VIH	Input High Voltage	2.0	V <sub>CC</sub> +1	Volts	

### A. C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5.0V \pm 5\%$  (unless otherwise specified)

Symbol Param	Parameter	2332		2332A		Units	Test Conditions
		Min.	Max.	Min.	Max.		
tACC	Address Access Time		450		350	ns	
tCO	Chip Select Delay		200		200	ns	
tDF	Chip Deselect Delay		175	e site and a second second	175	ns	See Note 2
tон	Previous Data Valid After Address Change Delay	40		40		ns	

## CAPACITANCE

 $T_A = 25^{\circ}C$ , f = 1.0MHz, See Note 3

Symbol	Parameter	Min.	Max.	Units	Test Conditions
C <sub>IN</sub>	Input Capacitance		8	pF	All Pins except Pin under
C <sub>OUT</sub>	Output Capacitance		<b>10</b>	pF	Test Tied to AC Ground

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

Note 2: Loading 1 TTL + 100 pF, input transition time: 20 ns. Timing measurement levels: input 1.5V, output 0.8V and 2.0V.  $C_L = 100 \text{ pF}$ .

Note 3: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



**BLOCK DIAGRAM** 





**TYPICAL CHARACTERISTICS** 







MOS TECHNOLOGY, INC. reserves the right to make changes to any products herein to improve reliability, function or design. MOS TECHNOLOGY, INC. does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.