Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



740 Family

Software Manual RENESAS MCU

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

REVISION HISTORY

740 Family Software Manual

Rev.	Date		Description
		Page	Summary
1.00	Aug 29, 1997	_	First edition issued
2.00	Nov 14, 2006	_	Changed to the RENESAS style.
			"Preface" is changed to "Using This Manual".
		4	2.5 Processor Status Register: Description added.
		26	3.2 Instruction Set : Description revised.
		31	ADC : Note 2 is revised.
		53	CMP : Function revised.
		60	DIV : Note 3 is added.
		65	JMP : Note is added.
		72, 133, 134	XX instruction cannot be used for any products \rightarrow XX instruction cannot be used
			for <u>some</u> products.
		72	MUL : Note 3 is added.
		74	ORA : N is when bit 7 \rightarrow N is <u>"1"</u> when bit 7
		78	PLP : Note is added.
		82	RTI : Status flag is revised.
		83	RTS : Operation is revised.
		84	SBC : Note 2 is revised.
		101	WIT : Function is revised.
		102 to 104	3.4 Instructions Related to Interrupt Processing and Subroutine Processing added.
		105	NOTES ON USE : "4.1 Notes on input and output ports" is added.
		107	Fig. 4.3.1 is revised.
			4.3.2 : Description revised.
		108	4.3.3 Distinction of interrupt request bit : Description revised.
			Fig. 4.3.2 is revised.
		110	Fig. 4.4.4 is revised.
		111	"4.4.5 Multiplication and division instruction", "4.4.6 Ports" and
			"4.4.7 Instruction execution time" are added.
		112	Valid signal for each product : Table is revised and note is added.
		178	Part of instruction table is revised.
		184	Part of instruction code is revised.
			Table of products which unuse these instructions is eliminated.

Using This Manual

This software manual is written for the 740 Family. It applies to all microcomputers integrating the 740 Family CPU core.

The reader of this manual is assumed to have a basic knowledge of electrical circuits, logic circuits, and microcomputers.

740 Family Documents

The following documents were prepared for the 740 family.

Document	Contents
Data Sheet	Hardware overview and electrical characteristics Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, timing charts).
Software Manual	Detailed description of assembly instructions and microcomputer performance of each instruction
Application Note	Usage and application examples of peripheral functionsSample programs

Table of contents

CHAPTER 1. OVERVIEW	1
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)	2
2.1 Accumulator (A)	2
2.2 Index Register X (X), Index Register Y (Y)	
2.3 Stack Pointer (S)	
2.4 Program Counter (PC)	
2.5 Processor Status Register (PS)	
CHAPTER 3. INSTRUCTIONS	6
3.1 Addressing Mode	6
3.2 Instruction Set	26
3.2.1 Data transfer instructions	
3.2.2 Operating instruction	
3.2.3 Bit managing instructions	
3.2.4 Flag setting instructions	
3.2.5 Jump, Branch and Return instructions	
3.2.6 Interrupt instruction (Break instruction)	
3.2.7 Special instructions	
3.2.8 Other instruction	
3.3 Description of instructions	
3.4 Instructions Related to Interrupt Handling and Subroutine Processing	
3.4.1 Instructions Related to Interrupt Handling	
3.4.2 Instructions Related to Interrupt Control	
CHAPTER 4. NOTES ON USE	105
4.1 Notes on input and output ports	105
4.1.1 Notes in standby state	105
4.1.2 Modifying output data with bit managing instruction	105
4.2 Termination of unused pins	
4.2.1 Appropriate termination of unused pins	
4.2.2 Termination remarks	
4.3 Notes on interrupts	
4.3.1 Setting for interrupt request bit and interrupt enable bit	
4.3.2 Switching of detection edge	
4.3.3 Distinction of interrupt request bit	
4.4 Notes on programming	
4.4.1 Processor Status Register	
4.4.2 BRK instruction	
4.4.3 Decimal calculations	
4.4.4 JMP instruction	
4.4.5 Multiplication and division instructions	
4.4.6 Ports 4.4.7 Instruction execution time	

APF	PENDIX	1.	Instr	uction	Cycles in each Addressing Mode	112
APF	PENDIX	2.	740	Family	Machine Language Instruction Table	178
APF	PENDIX	3.	740	Family	list of Instruction Codes	184

<Addressing Mode>

Immediate7
Accumulator 8
Zero Page 9
Zero Page X 10
Zero Page Y 11
Absolute 12
Absolute X 13
Absolute Y 14
Implied 15
Relative 16
Indirect X 17
Indirect Y 18
Indirect Absolute 19
Zero Page Indirect 20

Special Page	21
Zero Page Bit	22
Accumulator Bit	23
Accumulator Bit Relatibe	24
Zero Page Bit Relative	25

<Instructions>

ADC34	CLI 53
AND 35	CLT 54
ASL 36	CLV 55
BBC	CMP 56
BBS	COM57
BCC 39	CPX58
BCS40	CPY59
BEQ 41	DEC 60
BIT 42	DEX61
BMI43	DEY62
BNE44	DIV 63
BPL 45	EOR 64
BRA46	INC 65
BRK47	INX 66
BVC48	INY 67
BVS49	JMP 68
CLB 50	JSR 69
CLC 51	LDA70
CLD52	LDM71

LDX	72	S
LDY	73	S
LSR	74	S
MUL	75	S
NOP	76	S
ORA	77	S
PHA	78	T,
PHP	79	T,
PLA	80	T
PLP	81	T
ROL	82	T
ROR	83	T
RRF	84	T
RTI	85	W
RTS	86	
SBC	87	
SEB	88	
SEC	89	
SED	90	

SEI		91
SET	-	92
STA		93
STP	·	94
STX	<u>,</u>	95
STY	·	96
TAX	<u>,</u>	97
TAY	·	98
TST		99
TSX	<	100
TXA	۱	101
TXS	5	102
TYA	۱	103
WIT		104

_ .

1. OVERVIEW

The distinctive features of the CMOS 8-bit microcomputers 740 Family's software are described below:

- 1) An efficient instruction set and many addressing modes allow the effective use of ROM.
- 2) The same bit management, test, and branch instructions can be performed on the Accumulator, memory, or I/O area.
- 3) Multiple interrupts with separate interrupt vectors allow servicing of different non-periodic events.
- 4) Byte processing and table referencing can be easily performed using the index addressing mode.
- 5) Decimal mode needs no software correction for proper decimal operation.
- 6) The Accumulator does not need to be used in operations using memory and/or I/O.

Accumulator (A) Index Register X (X), Index Register Y (Y)

2. CENTRAL PROCESSING UNIT (CPU)

Six main registers are built into the CPU of the 740 Family.

The Program Counter (PC) is a sixteen-bit register; however, the Accumulator (A), Index Register X (X), Index Register Y (Y), Stack Pointer (S) and Processor Status Register (PS) are eight-bit registers.

Except for the I flag, the contents of these registers are indeterminate after a hardware reset; therefore, initialization is required with some programs (immediately after reset the I flag is set to "1").



Fig.2.1.1 Register Configuration

2.1 Accumulator (A)

The Accumulator, an eight-bit register, is the main register of the microcomputer. This general-purpose register is used most frequently for arithmetic operations, data transfer, temporary memory, conditional judgments, etc.

2.2 Index Register X (X), Index Register Y (Y)

The 740 Family has an Index Register X and an Index Register Y, both of which are eightbit registers.

When using addressing modes which use these index registers, the address, which is added the contents of Index Register to the address specified with operand, is accessed. These modes are extremely effective for referencing subroutine and memory tables.

The index registers also have increment, decrement, compare, and data transfer functions; therefore, these registers can be used as simple accumulators.

2.3 Stack Pointer (S)

The Stack Pointer is an eight-bit register used for generating interrupts and calling subroutines. When an interrupt is received, the following procedure is performed automatically in the indicated sequence:

- The contents of the high-order eight bits of the Program Counter (PCH) are saved to an address using the Stack Pointer contents for the low-order eight bits of the address.
 The Stack Pointer contents are decremented by 1.
- (3) The contents of the low-order eight bits of the Program Counter (PCL) are saved to an address using the Stack Pointer Contents for the low-order eight bits of the address.
 (4) The Stack Pointer contents are decremented by 4
- (4) The Stack Pointer contents are decremented by 1.
- (5) The contents of the Processor Status Register (PS) are saved to an address using the Stack Pointer contents for the low-order eight bits of the address.
- (6) The Stack Pointer contents are decremented by 1.

The Processor Status Register is not saved when calling subroutines (items (5) and (6) above are not executed). The Processor Status Register is saved by executing the PHP instruction in software.

To prevent data loss when generating interrupts and calling subroutines, it is necessary to save other registers as well. This is done by executing the proper instruction in software while in the interrupt service routine or subroutine.

The high-order eight bits of the address are determined by the Stack Page Selection Bit.

For example, the PHA instruction is executed to save the contents of the Accumulator. Executing the PHA instruction saves the Accumulator contents to an address using the Stack Pointer contents as the low-order eight bits of the address.

The RTI instruction is executed to return from an interrupt routine.

When the RTI instruction is executed, the following procedure is performed automatically in sequence.

- (1) The Stack Pointer contents are incremented by 1.
- (2) The contents of an address using the Stack Pointer contents as the low-order eight bits of the address is returned to the Processor Status Register (PS).
- (3) The Stack Pointer contents are incremented by 1.
- (4) The contents of an address using the Stack Pointer as the low-order eight bits of the address is returned to the low-order eight bits of the Program Counter (PCL).
- (5) The Stack Pointer contents are incremented by 1.
- (6) The contents of an address using the Stack Pointer as the low-order eight bits of the address is returned to the high-order eight bits of the Program Counter (PCH).

Steps (1) and (2) are not performed when returning from a subroutine using the RTS instruction. The Processor Status Register should be restored before returning from a subroutine by using the PLP instruction. The Accumulator should be restored before returning from a subroutine or an interrupt servicing routine by using the PLA instruction.

The PLA and PLP instructions increment the Stack Pointer by 1 and return the contents of an address stored in the Stack Pointer to the Accumulator or Processor Status Register, respectively.

Saving data in the stack area gradually fills the RAM area with saved data; therefore, caution must exercised concerning the depth of interrupt levels and subroutine nesting.

2.4 Program Counter (PC)

The Program Counter is a sixteen-bit counter consisting of PCH and PCL, which are each eight-bit registers. The contents of the Program Counter indicates the address which an instruction to be executed next is stored.

The 740 Family uses a stored program system; to start a new operation it is necessary to transfer the instruction and relevant data from memory to the CPU.

Normally the Program Counter is used to indicate the next memory address. After each instruction is executed, the next instruction required is read. This cycle is repeated until the program is finished.

The control of the Program Counter of the 740 Family is almost fully automatic. However, caution must be exercised to avoid differences between program flow and Program Counter contents when using the Stack Pointer or directly altering the contents of the Program Counter.

2.5 Processor Status Register (PS)

The Processor Status Register is an eight-bit register consisting of 5 flags which indicate the status of arithmetic operations and 3 flags which determine operation. Immediately after a reset, only the interrupt disable flag is set to "1," and the other flags are undefined. Therefore, initialize the flags that effect program execution. Especially, initialize the T and D flags because of their effect on operation.

Each of these flags is described below. Table 2.5.1 lists the instructions to set/clear each flag. Refer to the section "Appendix 2 MACHINE LANGUAGE INSTRUCTION TABLE" or "3.3 INSTRUCTIONS" for details on when these flags are altered.

[Carry flag C]----- Bit 0 This flag stores any carry or borrow from the Arithmetic Logic Unit (ALU) after an arithmetic operation and is also changed by the Shift or Rotate instruction.

This flag is set by the SEC instruction and is cleared by the CLC instruction.

[Zero flag Z] ----- Bit 1

This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.

[Interrupt disable flag I]----- Bit 2 This flag disables interrupts when it is set to "1." This flag immediately becomes "1" when an interrupt is received.

This flag is set by the SEI instruction and is cleared by the CLI instruction.

[Decimal mode flag D]----- Bit 3

This flag determines whether addition and subtraction are performed in binary or decimal notation. Addition and subtraction are performed in binary notation when this flag is set to "0" and as a 2-digit, 1-word decimal numeral when set to "1." Decimal notation correction is performed automatically at this time.

This flag is set by the SED instruction and is cleared by the CLD instruction.

Only the ADC and SBC instructions are used for decimal arithmetic operations.

Note that the flags N, V and Z are invalid when decimal arithmetic operations are performed by these instructions.

[Break flag B]----- Bit 4

This flag determines whether an interrupt was generated with the BRK instruction. When a BRK instruction interrupt occurs, the flag B is set to "1" and saved to the stack; for all other interrupts the flag is set to "0" and saved to the stack.

Processor Status Register (PS)

 [X modified operation mode flag T] Bit 5 This flag determines whether arithmetic operations are performed via the Accumulator or directly on a memory location. When the flag is set to "0", arithmetic operations are performed between the Accumulator and memory. When "1", arithmetic operations are performed directly on a memory location. This flag is set by the SET instruction and is cleared by the CLT instruction. (1) When the T flag = 0 A ← A * M2
 * : indicates an arithmetic operation A: accumulator contents M2: contents of a memory location specified by the addressing mode of the arithmetic operation (2) When the T flag = 1 M1 ← M1 * M2
 * : indicates arithmetic operation M1: contents of a memory location, designated by the contents of Index Register X. M2: contents of a memory location specified by the addressing mode of arithmetic operation.
 [Overflow flag V]Bit 6 This flag is set to "1" when an overflow occurs as a result of a signed arithmetic operation. An overflow occurs when the result of an addition or subtraction exceeds +127 (7F16) or -128 (8016) respectively. The CLV instruction clears the Overflow Flag. There is no set instruction. The overflow flag is also set during the BIT instruction when bit 6 of the value being tested is "1."
 Overflows do not occur when the result of an addition or subtraction is equal to or smaller than the above numerical values, or for additions involving values with different signs. [Negative flag N] Bit 7 This flag is set to match the sign bit (bit 7) of the result of a data or arithmetic operation. This flag can be used to determine whether the results of arithmetic operations are positive or negative, and also to perform a simple bit test.

	Flag C	Flag Z	Flag I	Flag D	Flag B	Flag T	Flag V	Flag N
Set instruction	SEC		SEI	SED		SET		
Clear instruction	CLC		CLI	CLD		CLT	CLV	

Table 2.5.1 Instructions to set/clear each flag of processor status register

3. INSTRUCTIONS

3.1 Addressing Mode

The 740 Family has 19 addressing modes and a powerful memory access capability. When extracting data required for arithmetic and logic operations from memory or when storing the results of such operations in memory, a memory address must be specified. The specification of the memory address is called addressing. The data required for addressing and the registers involved are described below. The 740 Family instructions can be classified into three kinds, by the number of bytes required in program memory for the instruction: 1-byte, 2-byte and 3-byte instructions. In each case, the first byte is known as the "Op-Code (operation code)" which forms the basis of the instruction. The second or third byte is called the "operand" which affects the addressing. The contents of index registers X and Y can also effect the addressing.



Fig.3.1.1 Byte Structure of Instructions

Although there are many addressing modes, there is always a particular memory location specified. What differs is whether the operand, or the index register contents, or a combination of both should be used to specify the memory or jump destination. Based on these 3 types of instructions, the range of variation is increased and operation is enhanced by combinations of the bit operation instructions, jump instruction, and arithmetic instructions.

As for 1-byte instruction, an accumulator or a register is specified, so that the instruction does not have "operand," which specify memory.

Immediate

Addressing mode

Addressing mode : Immediate

Function : Specifies the Operand as the data for the instruction.

Instructions : ADC, AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA, SBC

Example : MnemonicMachine code $\Delta ADC \Delta \# $A5$ 6916 A516TT

This symbol(#) indicates the Immediate addressing mode.



Addressing mode : Accumulator

- Function : Specifies the contents of the Accumulator as the data for the instruction.
- Instructions : ASL, DEC, INC, LSR, ROL, ROR

Example : Mnemonic **AROLAA** Machine code 2A16



Zero Page

Addressing mode

Addressing mode : Zero Page

- Function : Specifies the contents in a Zero Page memory location as the data for the instruction. The address in the Zero Page memory location is determined by using Operand as the low-order byte of the address and 0016 as the high-order byte.
- Instructions : ADC, AND, ASL, BIT, CMP, COM, CPX, CPY, DEC, EOR, INC, LDA, LDM, LDX, LDY, LSR, ORA, ROL, ROR, RRF, SBC, STA, STX, STY, TST

Example : Mnemonic Machine code <u>AADC</u>A\$40 6516 4016



RENESAS

Addressing mode : Zero Page X

Function : Specified the contents in a Zero Page memory location as the data for the instruction. The address in the Zero Page memory location is determined by the following:

- (a) Operand and the Index Register X are added. (If as a result of this addition a carry occurs, it is ignored.)
- (b) The result of the addition is used as the low-order byte of the address and 0016 as the high-order byte.
- Instructions : ADC, AND, ASL, CMP, DEC, DIV, EOR, INC, LDA, LDY, LSR, MUL, ORA, ROL, ROR, SBC, STA, STY

Example : Mnemonic <u>AADCA</u>\$5E,X Machine code 7516 5E16



Zero Page Y

Addressing mode

Addressing mode : Zero Page Y

Function :Specifies the contents in a Zero Page memory location as the data for the instruction. The address in the Zero Page memory location is determined by the following:

- (a) Operand and the Index Register Y are added (if as a result of this addition a carry occurs, it is ignored).
- (b) The result of the addition is used as the low-order byte of the address and 0016 as the high-order byte.

Instructions :LDX, STX

Example :Mnemonic **ΔLDXΔ\$62,Y** Machine code B616 6216



Absolute

Addressing mode : Absolute

- Function : Specifies the contents in a memory location as the data for the instruction. The address in the memory location is determined by using Operand I as the loworder byte of the address and Operand II as the highorder byte.
- Instructions : ADC, AND, ASL, BIT, CMP, CPX, CPY, DEC, EOR, INC, JMP, JSR, LDA, LDX, LDY, LSR, ORA, ROL, ROR, SBC, STA, STX, STY

Example : Mnemonic ΔΑDCΔ\$AD12 Machine code 6D16 1216 AD16



Absolute X

Addressing mode : Absolute X

- Function : Specifies the contents in a memory location as the data for the instruction. The address in the memory location is determined by the following:
 - (a) Operand I is used as the low-order byte of an address, Operand II as the high-order byte.
 - (b) Index Register X is added to the address above. The result is the address in the memory location.
- Instructions : ADC, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR, ORA, ROL, ROR, SBC, STA

Example : Mnemonic Machine code ΔΑΟCΔ\$ΑΟ12, Χ 7D16 1216 ΑΟ16



Absolute Y

Addressing mode : Absolute Y

Function : Specifies the contents in a memory location as the data for the instruction. The address in the memory location is determined by the following:

- (a) Operand I is used as the low-order byte of an address, Operand II as the high-order byte.
- (b) Index Register Y is added to the address above. The result is the address in the memory location.

Instructions : ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA

Example : Mnemonics

 monics
 Machine code

 ΔΑDCΔ\$AD12, Y
 7916 1216 AD16



Implied

Addressing mode

Addressing mode : Implied

- Function : Operates on a given register or the Accumulator, but the address is always inherent in the instruction.
- Instructions : BRK, CLC, CLD, CLI, CLT, CLV, DEX, DEY, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET, STP, TAX, TAY, TSX, TXA, TXS, TYA, WIT

Example : MnemonicMachine code Δ CLC1816



Addressing mode : **Relative**

Function : Specifies the address in a memory location where the next Op-Code is located.
When the branch condition is satisfied, Operand and the Program Counter are added. The result of this addition is the address in the memory location.
When the branch condition is not satisfied, the next instruction is executed.

Instructions : BCC, BCS, BEQ, BMI, BNE, BPL, BRA, BVC, BVS



Indirect X

Addressing mode : Indirect X

Function : Specifies the contents in a memory location as the data for the instruction. The address in the memory location is determined by the following:

- (a) A Zero Page memory location is determined by the adding the Operand and Index Register X (if as a result of this addition a carry occurs, it is ignored).
- (b) The result of the addition is used as the low-order byte of an address in the Zero Page memory location and 0016 as the high-order byte.
- (c) The contents of the address in the Zero Page memory location is used as the low-order byte of the address in the memory location.
- (d) The next Zero Page memory location is used as the high-order byte of the address in the memory location.

Instructions : ADC, AND, CMP, EOR, LDA, ORA, SBC, STA

Example :Mnemonic ΔΑDCΔ(\$1E,X) Machine code 6116 1E16



Assuming that "0016" for Data I, and "1416" for Data II are stored in advance.

Indirect Y

Addressing mode : Indirect Y

- Function : Specifies the contents in a memory location as the data for the instruction. The address in the memory location is determined by the following:
 - (a) The Operand is used the low-order byte of an address in the Zero Page memory location and 0016 of the high-order byte.
 - (b) The contents of the address in the Zero Page memory location is used as the low-order byte of an address. The next Zero Page memory location is used as the high-order byte.
 - (c) The Index Register Y is added to the address in Step b. The result of this addition is the address in the memory location.

Instructions : ADC, AND, CMP, EOR, LDA, ORA, SBC, STA

Example : Mnemonic

Machine code 7116 1E16



Assuming that "0116" for Data I, and "1216" for Data II are stored in advance.

INSTRUCTIONS Indirect Absolute Addressing mode

Addressing mode : Indirect Absolute

Function : Specifies the address in a memory location as the jump destination address.

The address in the memory location is determined by the following:

- (a) Operand I is used as the low-order byte of an address and Operand II as the high-order byte.
- (b) The contents of the address above is used as the low-order byte and the contents of the next address as the high-order byte.
- (c) The high-order and low-order bytes in step b together form the address in the memory location.

Instructions : JMP

Example : Mnemonic ΔJMPΔ(\$1400) Machine code 6C16 0016 1416



Assuming that "FF16" for Data I, and "1E16" for Data II are stored in advance.

Note: The page's last address (address XXFF16) cannot be specified for the indirect designation address; in other words, JMP (\$XXFF) cannot be executed.

RENESAS

Zero Page Indirect Addressing mode

Addressing mode : Zero Page Indirect Absolute

- Function : Specifies the address in a memory location as the jump destination address. The address in the memory location is determined by the following:
 - (a) Operand is used as the low-order byte of an address in the Zero Page memory location and 0016 as the high-order byte.
 - (b) The contents of the address in the Zero Page memory location is used as the low-order byte and the contents of the next Zero Page memory location as high-order byte.
 - (c) The high-order and low-order bytes in step b together form the address of the memory location.

Instructions : JMP, JSR

Example : Mnemonic **ΔJMPΔ(\$45)** Machine code B216 4516



Assuming that "FF16" for Data I, and "1E16" for Data II are stored in advance.

Special Page

Addressing mode

Addressing mode : Special Page

Function : Specifies the address in a Special Page memory location as the jump destination address. The address in the Special Page memory location is determined by using Operand as the low-order byte of the address and FF16 as the high-order byte.





Zero Page Bit

Addressing mode

Addressing mode : Zero Page Bit

Function : Specifies one bit of the contents in a Zero Page memory location as the data for the instruction. Operand is used as the low-order byte of the address in the Zero Page memory location and 0016 as the high-order byte. The bit position is designated by the high-order three bits of the Op-code.

Instructions : CLB, SEB

Machine code BF16 4416



INSTRUCTIONS Accumulator Bit Addressing mode

Addressing mode : Accumulator Bit

Function : Specifies one bit of the Accumulator as the data for the instruction. The bit position is designated by the high-order three bits of the Op-Code.

Instruction: CLB, SEB

Example :Mnemonic ΔCLBΔ5,A Machine code BB16

Accumulator





INSTRUCTIONS Accumulator Bit Relative Addressing mode

Addressing mode : Accumulator Bit Relative

Function :Specifies the address in a memory location where the next Op-Code is located. The bit position is designated by the high-order three bits of the Op-Code. If the branch condition is satisfied, Operand and the Program Counter are added. The result of this addition is the address in the memory location. When the branch condition is not satisfied, the next instruction is executed.

Instructions :BBC, BBS Example : Mnemonic Machine code B316 F216 ∆BBC∆5,A,*–12 Decimal When the bit 5 of the When the bit 5 of the Accumulator is cleared Accumulator is set Accumulator Accumulator bit 5 bit 5 1 0 Memory Memory Address to be -12 executed next Bit designation Bit designation Op-code(B316) Op-code(B316) Jump Operand (F216) Operand (F216) Address to be * +2 +2 executed next

RENESAS

INSTRUCTIONS Zero Page Bit Relative Addressing mode

Addressing mode : Zero Page Bit Relative

Function : Specifies the address of a memory location where the next Op-Code is located.
The bit position is designated by the high-order three bits of the Op-Code. The address in the Zero Page memory location is determined by using Operand I as low-order byte of the address and 0016 as the high-order byte. If the branch condition is satisfied, Operand II and the Program Counter are added. The result of this addition is the address in the memory location. When the branch condition is not satisfied, the next instruction is executed.

Instructions : BBC, BBS



RENESAS

3.2 Instruction Set

The 740 Family has 71 types of instructions. The detailed explanation of the instructions is presented in §3.3. Note that some instructions cannot be used for some products.

3.2.1 Data transfer instructions

These instructions transfer the data between registers, register and memory, and memories. The following are data transfer instructions.

	Instruction	Function					
	LDA	Load memory value into Accumulator, or memory					
		where is indicated by Index Register X					
Load	LDM	Load immediate value into memory					
	LDX	Load memory contents into Index Register X					
	LDY	Load memory contents into Index Register Y					
	STA	Store Accumulator into memory					
Store	STX	Store Index Register X into memory					
	STY	Store Index Register Y into memory					
	TAX	Transfer Accumulator to the Index Register X					
	TXA	Transfer Index Register X into the Accumulator					
Transfer	TAY	Transfer Accumulator into the Index Register Y					
Transfer	TYA	Transfer Index Register Y into the Accumulator					
	TSX	Transfer Stack Pointer into the Index Register X					
	TXS	Transfer Index Register X into the Stack Pointer					
	PHA	Push Accumulator onto the Stack					
Stack	PHP	Push Processor Status onto the Stack					
Operation	PLA	Pull Accumulator from the Stack					
	PLP	Pull Processor Status from the Stack					

3.2.2 Operating instruction

The operating instructions include the operations of addition and subtraction, logic, comparison, rotation, and shift.

The operating instructions are as follows:

	Instructions	Contents		
	ADC	Add memory contents and C flag to Accumulator or memory		
		where is indicated by Index Register X		
	SBC	Subtracts memory contents and C flag's complement from		
		Accumulator or memory where is indicated by Index		
Addition		Register X		
&	INC	Increment Accumulator or memory contents by 1		
Subtraction	DEC	Decrement Accumulator or memory contents by 1		
	INX	Increment Index Register X by 1		
	DEX	Decrement Index Register X by 1		
	INY	Increment Index Register Y by 1		
	DEY	Decrement Index Register Y by 1		
	MUL(Note)	Multiply Accumulator with memory specified by Zero Page		
Multiplication		X addressing mode and store high-order byte of result on		
&		Stack and low-order byte in Accumulator		
Division	DIV(Note)	Quotient is stored in Accumulator and one's complement of		
		remainder is pushed onto stack		
	AND	"AND" memory with Accumulator or memory where is		
		indicated by Index Register X		
	ORA	"OR" memory with Accumulator or memory where is		
		indicated by Index Register X		
Logical	EOR	"Exclusive-OR" memory with Accumulator or memory where		
Operation		is indicated by Index Register X		
	COM	Store one's complement of memory contents to memory		
	BIT	"AND" memory with Accumulator (The result is not stored		
		into anywhere.)		
	TST	Test whether memory content is "0" or not		
	CMP	Compare memory contents and Accumulator or memory		
Comparison		where is indicated by Index Register X		
	CPX	Compare memory contents and Index Register X		
	CPY	Compare memory contents and Index Register Y		
	ASL	Shift left one bit (memory contents or Accumulator)		
Shiff	LSR	Shift right one bit (memory contents or Accumulator)		
Shift &	ROL	Rotate one bit left with carry (memory contents or		
		Accumulator)		
Rotate	ROR	Rotate one bit right with carry (memory contents		
		Accumulator)		
	RRF	Rotate four bits right witout carry (memory)		

Note: For some products, multiplication and division instructions cannot be used.

3.2.3 Bit managing instructions

The bit managing instructions clear "0" or set "1" designated bits of the Accumulator or memory.

	Instructions	Contents	
Bit	CLB	Clear designated bit in the Accumulator or memory	
Managing	SEB	Set designated bit in the Accumulator or memory	

3.2.4 Flag setting instructions

The flag setting instructions clear "0" or set "1" C, D, I, T and V flags.

	Instructions	Contents		
Flag Setting	CLC	Clear C flag	C flag : Carry Flag	
	SEC	Set C flag		
	CLD	Clear D flag	D flag : Decimal Mode Flag	
	SED	Set D flag		
	CLI	Clear I flag	I flag : Interrupt Disable Flag	
	SEI	Set I flag		
	CLT	Clear T flag	The set Madified Operation Made Flag	
	SET	Set T flag	T flag : X Modified Operation Mode Flag	
	CLV	Clear V flag	V flag : Overflow Flag	

3.2.5 Jump, Branch and Return instructions

The jump, branch and return instructions as following are used to change program flow.

	Instructions	Contents			
Jump	JMP	Jump to new location			
	BRA	Jump to new location			
	JSR	Jump to new location saving the current address			
	BBC	Branch when the designated bit in the Accumulator or memory is "0"			
	BBS	Branch when the designated bit in the Accumulator or memory is "1"			
	BCC	Branch when the C Flag is "0"	C flag : Carry Flag		
Branch	BCS	Branch when the C Flag is "1"			
	BNE	Branch when the Z Flag is "0"	Z flag : Zero Flag		
	BEQ	Branch when the Z Flag is "1"			
	BPL	Branch when the N Flag is "0"	N flag : Negative Flag		
	BMI	Branch when the N Flag is "1"			
	BVC	Branch when the V Flag is "0"	V flag : Overflow Flag		
	BVS	Branch when the V Flag is "1"	t hag t e ternen t hag		
Return	RTI	Return from interrupt			
	RTS	Return from subroutine			
INSTRUCTIONS

3.2.6 Interrupt instruction (Break instruction)

This instruction causes a software interrupt.

	Instruction	Contents
Interrupt	BRK	Executes a software interrupt.

3.2.7 Special instructions

These special instructions control the oscillation and the internal clock.

	Instructions	Contents
	WIT	Stops the internal clock.
Special	STP	Stops the oscillation of oscillator.

3.2.8 Other instruction

	Instruction	Contents
Other	NOP	Only advances the program counter.

3.3 Description of instructions

This section presents in detail the 740 Family instructions by arranging mnemonics of instructions alphabetically and dividing each instruction essentially into one page.

The heading of each page is a mnemonic. Operation, explanation and changes of status flags are indicated for each instruction. In addition, assembler coding format, machine code, byte number, and list of cycle numbers for each addressing mode are indicated. The following are symbols used in this manual:

Symbol	Description	Symbol	Description
Α	Accumulator	hh	Address high-order byte data
Ai	Bit i of Accumulator		in 0 to 255
PC	Program Counter		Address low-order byte data
PC∟	Low-order byte of Program		in 0 to 255
	Counter	ZZ	Zero page address data in 0
РСн	High-order byte of Program		to 255
	Counter	nn	Data in 0 to 255
PS	Processor Status Register	i	Data in 0 to 7
S	Stack Pointer	*	Contents of the Program
Х	Index Register X		Counter
Y	Index Register Y	Δ	Tab or space
М	Memory	#	Immediate mode
Mi	Bit i of memory	\	Special page mode
С	Carry Flag	\$	Hexadecimal symbol
Z	Zero Flag	+	Addition
	Interrupt Disable Flag	-	Subtraction
D	Decimal Operation Mode Flag	X	Multiplication
В	Break Flag	/	Division
Т	X Modified Operations Mode	^	Logical AND
	Flag	\vee	Logical OR
V	Overflow Flag	\forall	Logical exclusive OR
Ν	Negative Flag	()	Contents of register, memory,
REL	Relative address		etc.
BADRS	Break address	\leftarrow	Direction of data transfer

ADD WITH **C**ARRY

- **Operation**: When (T) = 0, $(A) \leftarrow (A) + (M) + (C)$ (T) = 1, $(M(X)) \leftarrow (M(X)) + (M) + (C)$
- Function : When T = 0, this instruction adds the contents M, C, and A; and stores the results in A and C. When T = 1, this instruction adds the contents of M(X), M and

C; and stores the results in M(X) and C. When T=1, the contents of A remain unchanged, but the contents of status flags are changed.

ADC

M(X) represents the contents of memory where is indicated by X.

- Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise it is 0.
 - V: V is 1 when the operation result exceeds +127 or |-128; otherwise it is 0.
 - T: No change
 - **B**: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise it is 0.
 - **C**: C is 1 when the result of a binary addition exceeds 255 or when the result of a decimal addition exceeds 99; otherwise it is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆ADC∆#\$nn	6916, nn16	2	2
Zero page	∆ADC∆\$zz	6516, ZZ16	2	3
Zero page X	∆ADC∆\$zz,X	7516, zz16	2	4
Absolute	∆ADC∆\$hhll	6D16, ll16, hh16	3	4
Absolute X	∆ADC∆\$hhll,X	7D16, ll16, hh16	3	5
Absolute Y	∆ADC∆\$hhll,Y	7916, ll16, hh16	3	5
(Indirect X)	$\Delta ADC \Delta (\$zz, X)$	6116, zz16	2	6
(Indirect Y)	ΔADCΔ(\$zz),Ύ	7116, ZZ16	2	6

Notes 1: When T=1, add 3 to the cycle number.

2: When ADC instruction is executed in decimal operation mode (D = 1), execute at least one instruction after the ADC instruction before executing a SEC, CLC, or CLD instruction.

In decimal operation mode, the N, V, Z flags are invalid.

AND

AND

LOGICAL AND

- Operation : When (T) = 0, (A) \leftarrow (A) \land (M) (T) = 1, (M(X)) \leftarrow (M(X)) \land (M)
- Function : When T = 0, this instruction transfers the contents of A and M to the ALU which performs a bit-wise AND operation and stores the result back in A.

When T = 1, this instruction transfers the contents M(X) and M to the ALU which performs a bit-wise AND operation and stores the results back in M(X). When T = 1 the contents of A remain unchanged, but status flags are changed.

M(X) represents the contents of memory where is indicated by X.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise it is 0.

- V: No change
- T: No change
- **B**: No change
- I: No change
- D: No change
- **Z**: Z is 1 when the operation result is 0; otherwise it is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆AND∆#\$nn	2916, nn16	2	2
Zero page	∆AND∆\$zz	2516, ZZ16	2	3
Zero page X	∆AND∆\$zz,X	3516, zz16	2	4
Absolute	∆AND∆\$hhll	2D16, ll16, hh16	3	4
Absolute X	∆AND∆\$hhll,X	3D16, ll16, hh16	3	5
Absolute Y	∆AND∆\$hhll,Y	3916, ll16, hh16	3	5
(Indirect X)	∆AND∆(\$zz,X)	2116, zz16	2	6
(Indirect Y)	ΔANDΔ(\$zz),Υ	31 16, ZZ 16	2	6

Note: When T = 1, add 3 to a cycle number.



- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise it is 0.
- **C**: C is 1 when bit 7 of A or M is 1, before this operation; otherwise it is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator	ΔΑSLΔΑ	0A16	1	2
Zero page	∆ASL∆\$zz	0616, ZZ16	2	5
Zero page X	∆ASL∆\$zz,X	1616, zz16	2	6
Absolute	∆ASL∆\$hhll	0E16, ll16, hh16	3	6
Absolute X	∆ASL∆\$hhll,X	1E16, II16, hh16	3	7

BBC

BRANCH ON BIT CLEAR

Operation : When (Mi) or (Ai) = 0, (PC) \leftarrow (PC) + n + REL

- (Mi) or (Ai) = 1, (PC) \leftarrow (PC) + n
 - n: If addressing mode is Zero Page Bit Relative, n=3. And if addressing mode is Accumulator Bit Relative, n=2.
- **Function :** This instruction tests the designated bit i of M or A and takes a branch if the bit is 0. The branch address is specified by a relative address. If the bit is 1, next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator bit Relative	∆BBC∆i,A,\$hhll	(20i+13)16, rr16	2	4
Zero page bit Relative	∆BBC∆i,\$zz,\$hhll	(20i+17)16, zz16, rr16	3	5

Notes 1: rr16=\$hhll-(*+n). The rr16 is a value in a range of -128 to +127. 2: When a branch is executed, add 2 to the cycle number.

3: When executing the BBC instruction after the contents of the interrupt request bit is changed, one instruction or more must be passed before the BBC instruction is executed.

BRANCH ON BIT SET

- (Mi) or (Ai) = 0, (PC) \leftarrow (PC) + n
 - n : If addressing mode is Zero Page Bit Relative, n=3. And if addressing mode is Accumulator Bit Relative, n=2.

BBS

Function : This instruction tests the designated bit i of the M or A and takes a branch if the bit is 1. The branch address is specified by a relative address. If the bit is 0, next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator bit Relative	∆BBS∆i,A,\$hhll	(20i+3)16, rr16	2	4
Zero page bit Relative	∆BBS∆i,\$zz,\$hhll	(20i+7)16, zz16, rr16	3	5

Notes 1: $rr_{16}=$ hll-(*+n). The rr_{16} is a value in a range of -128 to +127. 2: When a branch is executed, add 2 to the cycle number.

3: When executing the BBS instruction after the contents of the interrupt request bit is changed, one instruction or more must be passed before the BBS instruction is executed.

BCC

BRANCH ON CARRY CLEAR

Operation : When (C) = 0, (PC) \leftarrow (PC) + 2 + REL (C) = 1, (PC) \leftarrow (PC) + 2

Function : This instruction takes a branch to the appointed address if C is 0. The branch address is specified by a relative address. If C is 1, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BCC∆\$hhll	9016, rr16	2	2

BRANCH ON **C**ARRY **S**ET

BCS

Operation : When (C) = 1, (PC) \leftarrow (PC) + 2 + REL (C) = 0, (PC) \leftarrow (PC) + 2

Function : This instruction takes a branch to the appointed address if C is 1. The branch address is specified by a relative address. If C is 0, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BCS∆\$hhll	B016, rr16	2	2



BRANCH ON EQUAL

BEC

Operation : When (Z) = 1, $(PC) \leftarrow (PC) + 2 + REL$ (Z) = 0, $(PC) \leftarrow (PC) + 2$

Function : This instruction takes a branch to the appointed address when Z is 1. The branch address is specified by a relative address. If Z is 0, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BEQ∆\$hhll	F016,rr16	2	2

BIT TEST BIT IN MEMORY WITH ACCUMULATOR BIT

Operation : $(A) \land (M)$

Function : This instruction takes a bit-wise logical AND of A and M contents; however, the contents of A and M are not modified. The contents of N, V, Z are changed, but the contents of A, M remain unchanged.

Status flag: N:N is 1 when bit 7 of M is 1; otherwise it is 0.

- V: V is 1 when bit 6 of M is 1; otherwise it is 0.
 - T: No change
 - B: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the result of the operation is 0; otherwise Z is 0.
 - C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	ΔBITΔ\$zz	2416, ZZ16	2	3
Absolute	∆BIT∆\$hhll	2C16, II16, hh16	3	4



BRANCH ON RESULT MINUS

BMI

Operation : When (N) = 1, (PC) \leftarrow (PC) + 2 + REL (N) = 0, (PC) \leftarrow (PC) + 2

Function : This instruction takes a branch to the appointed address when N is 1. The branch address is specified by a relative address. If N is 0, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BMI∆\$hhll	3016, rr16	2	2

BRANCH ON NOT EQUAL

BNE

Operation : When (Z) = 0, (PC) \leftarrow (PC) + 2 + REL (Z) = 1, (PC) \leftarrow (PC) + 2

Function : This instruction takes a branch to the appointed address if Z is 0. The branch address is specified by a relative address. If Z is 1, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BNE∆\$hhll	D016, rr16	2	2

BRANCH ON RESULT **PL**US

BPL

Operation : When (N) = 0, (PC) \leftarrow (PC) + 2 + REL (N) = 1, (PC) \leftarrow (PC) + 2

Function : This instruction takes a branch to the appointed address if N is 0. The branch address is specified by a relative address. If N is 1, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BPL∆\$hhll	10 16, rr 16	2	2

Operation : (PC) \leftarrow (PC) + 2 + REL

Function : This instruction branches to the appointed address. The branch address is specified by a relative address.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BRA∆\$hhll	8016, rr16	2	4

Note: $rr_{16}=$ hll-(*+2). The rr_{16} is a value in a range of -128 to +127.

BRK

FORCE **BR**EAK

Function : When the BRK instruction is executed, the CPU pushes the current PC contents onto the stack. The BADRS designated in the interrupt vector table is stored into the PC.

Status flag: N: No change V: No change T: No change

- **B**:1
- **I**: 1
- **D**: No change
- Z: No change
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΒRΚΔ	0016	1	7

Notes 1: "BADRS" means a break address.

- 2: The value of the PC pushed onto the stack by the execution of the BRK instruction is the BRK instruction address plus two. Therefore, the byte following the BRK will not be executed when the value of the PC is returned from the BRK routine.
- 3: Both after the BRK instruction is executed and after INT is input, the program is branched to the address where is specified by the interrupt vector table. By testing the value of the B Flag in the PS (pushed on the Stack) in the interrupt service routine, the user can determine if the interrupt was caused by the BRK instruction.

B RANCH ON OV C LEAR

BVC

Operation : When (V) = 0, (PC) \leftarrow (PC) + 2 + REL (V) = 1, (PC) \leftarrow (PC) + 2

Function : This instruction takes a branch to the appointed address if V is 0. The branch address is specified by a relative address. If V is 1, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BVC∆\$hhll	5016, rr16	2	2

BVS

BRANCH ON OVERFLOW SET

Operation : When (V) = 1, $(PC) \leftarrow (PC) + 2 + REL$ (V) = 0, $(PC) \leftarrow (PC) + 2$

Function : This instruction takes a branch to the appointed address when V is 1. The branch address is specified by a relative address. When V is 0, the next instruction is executed.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Relative	∆BVS∆\$hhll	7016, rr16	2	2

CLB

Function : This instruction clears the designated bit i of A or M.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator bit	∆CLB∆i,A	(20i+1B)16	1	2
Zero page bit	∆CLB∆i,\$zz	(20i+1F)16, ZZ16	2	5

CLC

Operation : $(C) \leftarrow 0$

Function : This instruction clears C.

Status flag: N: No change V: No change T: No change B: No change I: No change D: No change Z: No change

C: 0

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔCLC	18 16	1	2

CLD

Operation : $(D) \leftarrow 0$

Function : This instruction clears D.

Status flag: N: No change V: No change T: No change B: No change I: No change D: 0 Z: No change C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔCLD	D816	1	2

CLEAR INTERRUPT DISABLE STATUS

Operation : (I) $\leftarrow 0$

Function : This instruction clears I.

Status flag: N: No change

- V: No change
- T: No change
- B: No change
- I: 0
- **D**: No change
- Z: No change
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔCLI	5816	1	2

CLT

Operation : $(T) \leftarrow 0$

Function : This instruction clears T.

Status flag:N : No changeV : No changeT : 0B : No changeI : No changeD : No changeZ : No changeC : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔCLT	12 16	1	2

CLV

Operation : $(V) \leftarrow 0$

Function : This instruction clears V.

Status flag N: No change V: 0 T: No change B: No change I: No change

D: No change

Z: No change

 \boldsymbol{C} : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔCLV	B816	1	2

CMP

CO**MP**ARE

CMP

- **Operation :** When (T) = 0, (A) (M)(T) = 1, (M(X)) - (M)
- Function : When T = 0, this instruction subtracts the contents of M from the contents of A. The result is not stored and the contents of A or M are not modified. When T = 1, the CMP subtracts the contents of M from the contents of M(X). The result is not stored and the contents of M(X), M, and A are not modified. M(X) represents the contents of memory where is indicated by X.
- Status flag: N: N is 1 when bit 7 of the operation result is 1 after the operation; otherwise N is 0.
 - V: No change
 - T: No change
 - B: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
 - **C**: C is 1 when the subtracted result is equal to or greater than 0; otherwise C is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆CMP∆#\$nn	C916, nn16	2	2
Zero page	∆CMP∆\$zz	C516, ZZ16	2	3
Zero page X	∆CMP∆\$zz,X	D516, zz16	2	4
Absolute	∆CMP∆\$hhll	CD16, II16, hh16	3	4
Absolute X	∆CMP∆\$hhll,X	DD16, II16, hh16	3	5
Absolute Y	∆CMP∆\$hhll,Y	D916, ll16, hh16	3	5
(Indirect X)	∆CMP∆(\$zz,X)	C116, ZZ16	2	6
(Indirect Y)	ΔCMPΔ(\$zz),Υ	D116, ZZ16	2	6

Note: When T=1, add 1 to the cycle number.

COM

COM

COMPLEMENT

Operation : $(M) \leftarrow \overline{(M)}$

Function : This instruction takes the one's complement of the contents of M and stores the result in M.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	∆COM∆\$zz	4416, ZZ16	2	5

Operation : (X) - (M)

- Function : This instruction subtracts the contents of M from the contents of X. The result is not stored and the contents of X and M are not modified.
- Status flag: N: N is 1 when bit 7 of the operation result is 1 after the operation; otherwise N is 0.
 - V: No change
 - T: No change
 - **B**: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
 - **C**: C is 1 when the subtracted result is equal to or greater than 0; otherwise C is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆CPX∆#\$nn	E016, nn16	2	2
Zero page	ΔCPXΔ\$zz	E416, ZZ16	2	3
Absolute	∆CPX∆\$hhll	EC16, II16, hh16	3	4

Operation : (Y) - (M)

- **Function :** This instruction subtracts the contents of M from the contents of Y. The result is not stored and the contents of Y and M are not modified.
- Status flag: N: N is 1 when bit 7 of the operation result is 1 after the operation; otherwise N is 0.
 - V: No change
 - T: No change
 - **B**: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
 - **C**: C is 1 when the subtracted result is equal to or greater than 0; otherwise C is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆CPY∆#\$nn	C016, nn16	2	2
Zero page	∆CPY∆\$zz	C416, ZZ16	2	3
Absolute	∆CPY∆\$hhll	CC16, II16, hh16	3	4

DEC

DECREMENT BY ONE

Operation : (A) \leftarrow (A) - 1, or (M) \leftarrow (M) - 1

Function : This instruction subtracts 1 from the contents of A or M.

Status flag: N: N is 1 when bit 7 is 1 after the addition; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.

DEC

C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator	ΔDECΔΑ	1A16	1	2
Zero page	∆DEC∆\$zz	C616, ZZ16	2	5
Zero page X	∆DEC∆\$zz,X	D616, ZZ16	2	6
Absolute	∆DEC∆\$hhll	CE16, II16, hh16	3	6
Absolute X	∆DEC∆\$hhll,X	DE16, II16, hh16	3	7

RENESAS

DEX DECREMENT INDEX REGISTER X BY ONE

Operation : $(X) \leftarrow (X) - 1$

Function : This instruction subtracts one from the current contents of X.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔDEX	CA16	1	2

DECREMENT INDEX REGISTER Y BY ONE DEY

Operation : $(Y) \leftarrow (Y) - 1$

Function : This instruction subtracts one from the current contents of Y.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔDEY	8816	1	2



DIVIDE MEMORY BY ACCUMULATOR

DIV

Function :Divides the 16-bit data in M(zz+(X)) (low-order byte) and M(zz+(X)+1) (high-order byte) by the contents of A. The quotient is stored in A and the one's complement of the remainder is pushed onto the stack.



Status flag :No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page X	ΔDIVΔ\$zz,X	E216, ZZ16	2	16

- Notes 1: The quotient's overflow and zero division can not be detected. Check the quotient's overflow and zero division by software before DIV instruction is executed. This instruction changes the Stack Pointer and the contents of the Accumulator.
 - 2: The DIV instruction can not be used for some products.
 - 3: The DIV instruction is not affected by T and D flags.

EOR EXCLUSIVE OR MEMORY WITH ACCUMULATOR

- **Operation**: When (T) = 0, $(A) \leftarrow (A) \forall (M)$ (T) = 1, $(M(X)) \leftarrow (M(X)) \forall (M)$
- Function : When T = 0, this instruction transfers the contents of the M and A to the ALU which performs a bit-wise Exclusive OR, and stores the result in A.

When T = 1, the contents of M(X) and M are transferred to the ALU, which performs a bit-wise Exclusive OR and stores the results in M(X). The contents of A remain unchanged, but status flags are changed.

M(X) represents the contents of memory where is indicated by X.

- Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.
 - V: No change
 - T: No change
 - B: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
 - C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆EOR∆#\$nn	4916, nn16	2	2
Zero page	∆EOR∆\$zz	4516, zz16	2	3
Zero page X	∆EOR∆\$zz,X	5516, ZZ16	2	4
Absolute	∆EOR∆\$hhll	4D16, II16, hh16	3	4
Absolute X	∆EOR∆\$hhll,X	5D16, II16, hh16	3	5
Absolute Y	∆EOR∆\$hhll,Y	5916, II16, hh16	3	5
(Indirect X)	∆EOR∆(\$zz,X)	4116, zz16	2	6
(Indirect Y)	∆EOR∆(\$zz),Y	5116, ZZ16	2	6

Note: When T=1, add 3 to the cycle number.

INC

Function : This instruction adds one to the contents of A or M.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator	ΔΙΝCΔΑ	3A16	1	2
Zero page	∆INC∆\$zz	E616, ZZ16	2	5
Zero page X	∆INC∆\$zz,X	F616, ZZ16	2	6
Absolute	∆INC∆\$hhll	EE16, II16, hh16	3	6
Absolute X	∆INC∆\$hhll,X	FE16, II16, hh16	3	7

Operation : $(X) \leftarrow (X) + 1$

Function : This instruction adds one to the contents of X.

- \boldsymbol{V} : No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΙΝΧ	E816	1	2

Operation : $(Y) \leftarrow (Y) + 1$

Function : This instruction adds one to the contents of Y.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΙΝΥ	C816	1	2
function : This instruction jumps to the address designated by the following three addressing modes: Absolute Indirect Absolute Zero Page Indirect Absolute

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Absolute	∆JMP∆\$hhll	4C16,II16,hh16	3	3
Indirect Absolute	Δ JMP Δ (\$hhll)	6C16,II16,hh16	3	5
Zero Page Indirect	ΔJMPΔ(\$zz)	B216,ZZ16	2	4

Note: The page's last address (address XXFF16) cannot be specified for the indirect designation address; in other words, JMP (\$XXFF) cannot be executed.

JSR

 $\begin{array}{l} \textbf{Operation} : (M(S)) \leftarrow (PCH) \\ (S) \leftarrow (S) - 1 \\ (M(S)) \leftarrow (PCL) \\ (S) \leftarrow (S) - 1 \\ \text{After the above operations, if the addressing mode is} \\ (a) Absolute, then \\ (PC) \leftarrow hhll \\ (b) Special page, then \\ (PCL) \leftarrow II \\ (PCH) \leftarrow FF_{16} \\ (c) Zero page Indirect, then \\ (PCL) \leftarrow (zz) \\ (PCH) \leftarrow (zz+1) \end{array}$

Function : This instruction stores the contents of the PC in the stack, then jumps to the address designated by the following addressing modes: Absolute Special Page Zero Page Indirect Absolute

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Absolute	∆JSR∆\$hhll	2016, II16, hh16	3	6
Special page	∆JSR∆\\$hhll (Note)	2216, II16	2	5
Zero page Indirect	∆JSR∆(\$zz)	0216, zz16	2	7

(Note) "\" (5C16 of the ASCII code) denotes special page. hh16 must be FF16 in the special page addressing mode.

LDA LOAD ACCUMULATOR WITH MEMORY LDA

Operation : When (T) = 0, $(A) \leftarrow (M)$ (T) = 1, $(M(X)) \leftarrow (M)$

Function : When T = 0, this instruction transfers the contents of M to A. When T = 1, this instruction transfers the contents of M to (M(X)). The contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by

M(X) represents the contents of memory where is indicated by X.

- Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.
 - V: No change
 - T: No change
 - B: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
 - C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆LDA∆#\$nn	A916, nn16	2	2
Zero page	∆LDA∆\$zz	A516, zz16	2	3
Zero page X	∆LDA∆\$zz,X	B516, ZZ16	2	4
Absolute	∆LDA∆\$hhll	AD16, II16, hh16	3	4
Absolute X	∆LDA∆\$hhll,X	BD16, II16, hh16	3	5
Absolute Y	∆LDA∆\$hhll,Y	B916, II16, hh16	3	5
(Indirect X)	ΔLDAΔ(\$zz,X)	A116, zz16	2	6
(Indirect Y)	ΔLDAΔ(\$zz),Υ	B116, zz16	2	6

Note: When T = 1, add 2 to the cycle number.

RENESAS

LDAD IMMEDIATE DATA TO MEMORY LDAD

Operation : (M) \leftarrow nn

Function : This instruction loads the immediate value in M.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	∆LDM∆#\$nn,\$zz	3C16, nn16, zz16	3	4

$LDX_{\text{LOAD INDEX REGISTER X FROM MEMORY}} LDX$

Operation : $(X) \leftarrow (M)$

Function : This instruction loads the contents of M in X.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- **B**: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆LDX∆#\$nn	A216, nn16	2	2
Zero page	ΔLDXΔ\$zz	A616, ZZ16	2	3
Zero page Y	ΔLDXΔ\$zz,Y	B616, ZZ16	2	4
Absolute	ΔLDXΔ\$hhll	AE16, II16, hh16	3	4
Absolute Y	∆LDX∆\$hhll,Y	BE16, ll16, hh16	3	5

LOAD INDEX REGISTER Y FROM MEMORY

Operation : $(Y) \leftarrow (M)$

Function : This instruction loads the contents of M in Y.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆LDY∆#\$nn	A016, nn16	2	2
Zero page	ΔLDYΔ\$zz	A416, zz16	2	3
Zero page X	ΔLDYΔ\$zz,X	B416, ZZ16	2	4
Absolute	∆LDY∆\$hhll	AC16, ll16, hh16	3	4
Absolute X	∆LDY∆\$hhll,X	BC16, II16, hh16	3	5

LSR	Logical S hift R ight	LSR
Operation :	$0 \rightarrow b7$	b0 \rightarrow C
Function :	This instruction shifts either A or M one that bit 7 of the result always is set to stored in C.	Ū.
Status flag:	N:0 V:No change	

- V: No change
- T: No change
- B: No change
- I: No change
- D: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- **C**: C is 1 when the bit 0 of either the A or the M before the operation is 1; otherwise C is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator	ΔLSRΔA	4A16	1	2
Zero page	∆LSR∆\$zz	4616, zz16	2	5
Zero page X	∆LSR∆\$zz,X	5616, zz16	2	6
Absolute	∆LSR∆\$hhll	4E16, II16, hh16	3	6
Absolute X	∆LSR∆\$hhll,X	5E16, II16, hh16	3	7

MULTIPLY ACCUMULATOR AND MEMORY MULTIPLY

Function : Multiplies Accumulator with the memory specified by the Zero Page X addressing mode and stores the high-order byte of the result on the Stack and the low-order byte in A.



Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page X	∆MUL∆\$zz,X	6216, ZZ16	2	15

Notes 1: This instruction changes the contents of S and A.

2: The MUL instruction cannot be used for some products.

3: The MUL instruction is not affected by T and D flags.

NO OPERATION

Operation : (PC) \leftarrow (PC) + 1

Function : This instruction adds one to the PC but does no other operation.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle Number
Implied	ΔΝΟΡ	EA16	1	2

ORA

ORA

OR MEMORY WITH **A**CCUMULATOR

- Operation : When (T) = 0, $(A) \leftarrow (A) \lor (M)$ (T) = 1, $(M(X)) \leftarrow (M(X)) \lor (M)$
- Function : When T = 0, this instruction transfers the contents of A and M to the ALU which performs a bit-wise "OR", and stores the result in A. When T = 1 this instruction transfers the contents of M(X) and

When T = 1, this instruction transfers the contents of M(X) and the M to the ALU which performs a bit-wise OR, and stores the result in M(X). The contents of A remain unchanged, but status flags are changed.

M(X) represents the contents of memory where is indicated by X.

Status flag: N: N is "1" when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- **B**: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the execution result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆ORA∆#\$nn	0916, nn16	2	2
Zero page	∆ORA∆\$zz	0516, zz16	2	3
Zero page X	∆ORA∆\$zz,X	1516, zz16	2	4
Absolute	∆ORA∆\$hhll	0D16, ll16, hh16	3	4
Absolute X	∆ORA∆\$hhll,X	1D16, II16, hh16	3	5
Absolute Y	∆ORA∆\$hhll,Y	1916, II16, hh16	3	5
(Indirect X)	∆ORA∆(\$zz,X)	0116, zz16	2	6
(Indirect Y)	ΔORAΔ(\$zz),Υ	11 16, ZZ16	2	6

Note: When T=1, add 3 to the cycle number.



Function : This instruction pushes the contents of A to the memory location designated by S, and decrements the contents of S by one.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔPHA	48 16	1	3



Function : This instruction pushes the contents of PS to the memory location designated by S and decrements the contents of S by one.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔPHP	0816	1	3



PULL ACCUMULATOR FROM STACK

 $\begin{array}{l} \textbf{Operation} : (S) \leftarrow (S) + 1 \\ (A) \leftarrow (M(S)) \end{array}$

- **Function** : This instruction increments S by one and stores the contents of the memory designated by S in A.
- Status flag: N:N is 1 when bit 7 is 1 after the operation ; otherwise N is 0.
 - V: No change
 - T: No change
 - **B**: No change
 - I: No change
 - **D**: No change
 - **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
 - C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔPLA	68 16	1	4

Note: A NOP instruction should be executed after every PLP instruction.



$\begin{array}{l} \textbf{Operation} : (S) \leftarrow (S) + 1 \\ (PS) \leftarrow (M(S)) \end{array}$

Function : This instruction increments S by one and stores the contents of the memory location designated by S in PS.

 $Status\ flag$: Value returns to the original one that was pushed in the stack.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔPLP	2816	1	4

Note: A NOP instruction should be executed after every PLP instruction.

ROL

ROTATE ONE BIT LEFT

ROL

Operation :



Function : This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C.

Status flag: N: N is 1 when bit 6 is 1 before the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.

C: C is 1 when bit 7 is 1 before the operation; otherwise C is

0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator	ΔROLΔΑ	2A16	1	2
Zero page	∆ROL∆\$zz	2616, ZZ16	2	5
Zero page X	∆ROL∆\$zz,X	3616, zz16	2	6
Absolute	∆ROL∆\$hhll	2E16, II16, hh16	3	6
Absolute X	∆ROL∆\$hhll,X	3E16, II16, hh16	3	7

RENESAS



Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator	ΔRORΔA	6A16	1	2
Zero page	∆ROR∆\$zz	6616, ZZ16	2	5
Zero page X	∆ROR∆\$zz,X	7616, ZZ16	2	6
Absolute	∆ROR∆\$hhll	6E16, II16, hh16	3	6
Absolute X	∆ROR∆\$hhll,X	7E16, II16, hh16	3	7



ROTATE RIGHT OF FOUR BITS

Operation :



Function : This instruction rotates 4 bits of the M content to the right.

Status flag : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	∆RRF∆\$zz	8216, ZZ16	2	8

RTI

- $\begin{array}{l} \textbf{Operation}: (S) \leftarrow (S) + 1 \\ (PS) \leftarrow (M(S)) \\ (S) \leftarrow (S) + 1 \\ (PCL) \leftarrow (M(S)) \\ (S) \leftarrow (S) + 1 \\ (PCH) \leftarrow (M(S)) \end{array}$
- **Function** : This instruction increments S by one, and stores the contents of the memory location designated by S in PS. S is again incremented by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and stores the contents of memory location designated by S in PCH.

Status flag: Value returns to the original one that was pushed in the stack.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔRTI	4016	1	6

RTS

 $\begin{array}{l} \textbf{Operation}:\ (S) \leftarrow (S) + 1 \\ (PCL) \leftarrow (M(S)) \\ (S) \leftarrow (S) + 1 \\ (PCH) \leftarrow (M(S)) \\ (PC) \leftarrow (PC) + 1 \end{array}$

Function : This instruction increments S by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and the contents of the memory location is stored in PCH. PC is incremented by 1.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	∆RTS	6016	1	6

SUBTRACT WITH CARRY

Function : When T = 0, this instruction subtracts the value of M and the complement of C from A, and stores the results in A and C. When T = 1, the instruction subtracts the contents of M and the complement of C from the contents of M(X), and stores the results in M(X) and C. A remain unchanged, but status flag are changed.

M(X) represents the contents of memory where is indicated by X.

SBC

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: V is 1 when the operation result exceeds +127 or |-128|; otherwise V is 0.
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- **C**: C is 1 when the subtracted result is equal to or greater than 0; otherwise C is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Immediate	∆SBC∆#\$nn	E916, nn16	2	2
Zero page	∆SBC∆\$zz	E516, zz16	2	3
Zero page X	∆SBC∆\$zz,X	F516, zz16	2	4
Absolute	∆SBC∆\$hhll	ED16, II16, hh16	3	4
Absolute X	∆SBC∆\$hhll,X	FD16, II16, hh16	3	5
Absolute Y	∆SBC∆\$hhll,Y	F916, II16, hh16	3	5
(Indirect X)	Δ SBC Δ (\$zz,X)	E 1 16, zz16	2	6
(Indirect Y)	$\Delta SBC\Delta(\$zz),Y$	F116, ZZ16	2	6

Notes 1: When T=1, add 3 to the cycle number.

2: When SBC instruction is executed in decimal operation mode (D = 1), execute at least one instruction after the SBC instruction before executing a SEC, CLC, or CLD instruction.

In decimal operation mode, the N, V, Z flags are invalid.

SEB

Function : This instruction sets the designated bit i of A or M.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Accumulator bit	∆SEB∆i,A	(20i+B)16	1	2
Zero page bit	∆SEB∆i,\$zz	(20i+F)16, zz16	2	5

SEC

Operation : $(C) \leftarrow 1$

Function : This instruction sets C.

Status flag: N: No change V: No change T: No change B: No change I: No change

- D: No change
- Z: No change
- **C**: 1

Addressing mode	Statement	Machine code	Byte number	Cycle number
Implied	ΔSEC	38 16	1	2

SED

Operation : $(D) \leftarrow 1$

Function : This instruction set D.

Status flag:N : No changeV : No changeT : No changeB : No changeI : No changeD : 1Z : No changeC : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	∆SED	F816	1	2

SEI

Operation : (I) \leftarrow 1

Function : This instruction sets I.

Status flag: N : No change
V : No change
T : No change
B : No change
I : 1
D : No change
Z : No change
C : No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔSEI	78 16	1	2

SET

Operation : $(T) \leftarrow 1$

Function : This instruction sets T.

Status	flag:	N :	No	change
		V :	No	change
		Т:	1	
		В:	No	change
		1:	No	change
		D :	No	change
		Ζ:	No	change
		C :	No	change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	∆SET	3216	1	2

Operation : $(M) \leftarrow (A)$

Function : This instruction stores the contents of A in M. The contents of A does not change.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	∆STA∆\$zz	8516, ZZ16	2	4
Zero page X	∆STA∆\$zz,X	9516, ZZ16	2	5
Absolute	∆STA∆\$hhll	8D16, II16, hh16	3	5
Absolute X	∆STA∆\$hhll,X	9D16, II16, hh16	3	6
Absolute Y	∆STA∆\$hhll,Y	9916, ll16, hh16	3	6
(Indirect X)	∆STA∆(\$zz,X)	8116, zz16	2	7
(Indirect Y)	ΔSTAΔ(\$zz),Ύ	9 1 16, ZZ16	2	7

Operation : CPU \leftarrow Stand-by state (Oscillation stopped)

Function : This instruction resets the oscillation control F/F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔSTP	4216	1	2

Note: If the STP instruction is disabled the cycle number will be 2 (same in operation as NOP). However, disabling this instruction is an optional feature; therefore, consult the specifications for the particular chip in question.

Operation : $(M) \leftarrow (X)$

Function : This instruction stores the contents of X in M. The contents of X does not change.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	∆STX∆\$zz	8616, ZZ16	2	4
Zero page Y	∆STX∆\$zz,Y	9616, zz16	2	5
Absolute	∆STX∆\$hhll	8E16, II16, hh16	3	5

Operation : $(M) \leftarrow (Y)$

Function : This instruction stores the contents of Y in M. The contents of Y does not change.

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	ΔSTYΔ\$zz	8416, ZZ16	2	4
Zero page X	∆STY∆\$zz,X	9416, zz16	2	5
Absolute	∆STY∆\$hhll	8C16, II16, hh16	3	5

Operation : $(X) \leftarrow (A)$

Function : This instruction stores the contents of A in X. The contents of A does not change.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΤΑΧ	AA16	1	2

TAY TRANSFER ACCUMULATOR TO INDEX REGISTER Y

Operation : $(Y) \leftarrow (A)$

Function : This instruction stores the contents of A in Y. The contents of A does not change.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- **C**: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΤΑΥ	A816	1	2

TST

Operation : (M) = 0?

Function : This instruction tests whether the contents of M are "0" or not and modifies the N and Z.

Status flag: N: N is 1 when bit 7 of M is 1; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the M content is 0; otherwise Z is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Zero page	∆TST∆\$zz	6416, ZZ16	2	3

$TSX_{\text{TRANSFER STACK POINTER TO INDEX REGISTER X}}TSX$

Operation : $(X) \leftarrow (S)$

Function : This instruction transfers the contents of S in X.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔTSX	BA16	1	2

TXA TRANSFER INDEX REGISTER X TO ACCUMULATOR

Operation : $(A) \leftarrow (X)$

Function : This instruction stores the contents of X in A.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D:** No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΤΧΑ	8A16	1	2

TXS TRANSFER INDEX REGISTER X TO STACK POINTER TXS

Operation : $(S) \leftarrow (X)$

Function : This instruction stores the contents of X in S.

Status flag No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔTXS	9A16	1	2

TYA TRANSFER INDEX REGISTER Y TO ACCUMULATOR

Operation : $(A) \leftarrow (Y)$

Function : This instruction stores the contents of Y in A.

Status flag: N: N is 1 when bit 7 is 1 after the operation; otherwise N is 0.

- V: No change
- T: No change
- B: No change
- I: No change
- **D**: No change
- **Z**: Z is 1 when the operation result is 0; otherwise Z is 0.
- C: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔΤΥΑ	9816	1	2
Operation : CPU \leftarrow Wait state

Function: The WIT instruction stops the internal clock but the oscillation of the oscillation circuit is not stopped. Reset or interrupt input is needed to wake up from this mode.

WAIT

Status flag: No change

Addressing mode	Statement	Machine codes	Byte number	Cycle number
Implied	ΔWIT	C216	1	2

INSTRUCTIONS

Instructions Related to Interrupt Processing and Subroutine Processing

3.4 Instructions Related to Interrupt Handling and Subroutine Processing

3.4.1 Instructions Related to Interrupt Handling

When an interrupt is accepted, the contents of the processor status register are pushed onto the memory location indicated by the stack pointer. <u>There is therefore no need to execute the PHP instruction.</u>

If it is necessary to save the contents of the accumulator, the PHA instruction should be executed within an interrupt routine (before any instruction that manipulates the accumulator). Whenever a stack operation instruction such as PHA is executed within an interrupt routine, make sure that instructions such as PLA that affect the stack operation instruction are also executed within the same interrupt routine.

Execute the RTI instruction to return from the interrupt routine.

3.4.2 Instructions Related to Interrupt Control

The factors that control an interrupt are the interrupt disable flag (I) as well as the interrupt enable bit and request bit corresponding to the interrupt source. (This does not apply to software interrupts triggered by the BRK instruction.)

(1) Disabling Interrupts

An interrupt may be disabled by setting the interrupt disable flag (I) to "1" using the SEI instruction or by using an instruction such as LDM or CLB (a variety of other instructions can be used as well) to clear the interrupt enable bit to "0".

(2) Enabling Interrupts

An interrupt may be enabled by setting the interrupt enable bit to "1" using an instruction such as LDM or SEB, and by using the CLI instruction to clear the interrupt disable flag (I) to "0".

(3) Clearing Interrupt Requests

When an interrupt is generated, the interrupt request bit corresponding to the interrupt source is set to "1" automatically. The interrupt request bit is cleared to "0" when the interrupt is accepted. Therefore, there is no need to clear the interrupt request bit (within an interrupt routine) by means of a user program.

If interrupt generation occurs while an interrupt is disabled, the interrupt request bit is set to "1". If, under this condition, the interrupt is subsequently enabled (the interrupt disable flag (I) is cleared to "0" and the interrupt enable bit is set to "1"), the interrupt is accepted. To prevent an interrupt from being accepted in such a case, use an instruction such as LDM or CLB to clear the interrupt request bit to "0" before enabling the interrupt. In such cases, the following point should be considered.

•While the interrupt disable flag (I) is "0", if the interrupt request bit is cleared to "0" and the interrupt enable bit is cleared to "0" at the same time using an instruction such as LDM, the interrupt will actually be enabled before the request bit is cleared to "0", <u>causing the interrupt to be accepted.</u>

To prevent this, use an instruction such as CLB to <u>clear the request bit to "0" first, then</u> enable the interrupt.

INSTRUCTIONS

Instructions Related to Interrupt Processing and Subroutine Processing

(4) Interrupt Control within Interrupt Routines

After an interrupt is accepted and execution of the interrupt routine begins, the interrupt disable flag (I) is set to "1" automatically to prevent multiple interrupts. <u>To enable multiple interrupts</u>, use the CLI instruction within the interrupt routine to clear the interrupt disable flag (I) to "0".

3.4.3 Instructions Related to Subroutine Processing

Normally, the JSR instruction is used to jump to a subroutine. When this instruction is executed, the current program counter values, first PCH then PCL, are pushed onto the stack automatically and the stack pointer is moved accordingly. However, in contrast to interrupt handling, the contents of the processor status register are not saved automatically when a subroutine is called. If it is necessary to save the contents of the processor status register, execute the PHP instruction. Executing the JSR instruction does not alter the content of the processor status register. Therefore, saving the contents of the processor status register using the PHP instruction may be performed either immediately before the JSR instruction or immediately after it (at the beginning of the subroutine). However, if such a stack operation instruction is executed within a subroutine, do not fail to perform the opposite operation before returning from (that is, within) the subroutine.

<u>Execute the RTS instruction to return from a subroutine.</u> When this instruction is executed, the return address saved by the JSR instruction is returned to the program counter automatically. Likewise in contrast to interrupt handling, the contents of the processor status register are not restored. If the PHP or PHA instruction is used within a subroutine to store the contents of the processor status register or accumulator, do not fail to perform the opposite stack operation, using the PLP or PLA instruction, before returning from (that is, within) the subroutine.

Figure 3.4.1 shows pushing and pulling values onto and from the stack during interrupt handling and subroutine processing. Table 3.4.1 shows instructions for storing and retrieving values in the accumulator and processor status register.

INSTRUCTIONS





Fig.3.4.1 Pushing and pulling values onto and from the stack

Table 3.4.1 Instructions for storing and retrieving values in the accumulator or pr	processor status register
---	---------------------------

	Instruction to push onto Stack	Instruction to pull from Stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

4. NOTES ON USE

The information below applies to the entire 740 Family. Please refer to it in conjunction with the usage notes of each specific product model.

4.1 Notes on input and output ports

4.1.1 Notes in standby state

In standby state^{*1}, do not make pin levels "undefined" when I/O ports are set to input mode. In addition, the same note is necessary even when N-channel open-drain I/O ports are set to output mode.

Pull-up (connect the port to $V_{\mbox{\scriptsize Cc}})$ or pull-down (connect the port to $V_{\mbox{\scriptsize Ss}})$ these ports through a resistor.

When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation
- ●Reason

An transistor becomes an OFF state when an I/O port is set as input mode by the direction register, so that the port enter a high-impedance state. At this time, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels are "undefined". This may cause power source current. Even when an I/O port of N-channel open-drain is set as output mode by the direction register, if the contents of the port latch is "1", the same phenomenon as that of an input port will occur.

*1 standby state: Stop mode by executing STP instruction Wait mode by executing WIT instruction

4.1.2 Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction^{*2}, the value of the unspecified bit may be changed.

●Reason

I/O ports are set to input or output mode in bit units. Reading from a port register or writing to it involves the following operations.

• Port in input mode

Read: Read the pin level.

Write: Write to the port latch.

• Port in output mode

Read: Read the port latch or read the output from the peripheral function (specifications differ depending on the port).

Write: Write to the port latch. (The port latch value is output from the pin.)

Since bit managing instructions^{*1} are read-modify-write instructions, ^{*2} using such an instruction on a port register causes a read and write to be performed simultaneously on the bits other than the one specified by the instruction.

When an unspecified bit is in input mode, its pin level is read and that value is written to the port latch. If the previous value of the port latch differs from the pin level, the port latch value is changed.

If an unspecified bit is in output mode, the port latch is generally read. However, for some ports the peripheral function output is read, and the value is written to the port latch. In this case, if the previous value of the port latch differs from the peripheral function output, the port latch value is changed.

- *1. Bit managing instructions: SEB and CLB instructions
- *2. Read-modify-write instructions: Instructions that read memory in byte units, modify the value, and then write the result to the same location in memory in byte units

NOTES ON USE

4.2 Termination of unused pins

At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from microcomputer pins. With regard to an effects on the system, thoroughly perform system evaluation on the user side.

4.2.1 Appropriate termination of unused pins

① Output-only pins:

Open.

2 Input-only pins:

Connect each pin via a 1 k Ω to 10 k Ω resistor (reference value) to V_{cc} or V_{ss}. If the port allows selection of an on-chip pull-up or pull-down resistor, the on-chip pull-up or pull-down resistor may be used.

In addition, pins (CNVss and INT pins, etc.) for which the operating mode is affected by the voltage level, select V_{cc} or V_{ss} after checking the mode.

③ I/O ports:

Set the I/O ports for the input mode and connect them to V_{cc} or V_{ss} through each resistor of 1 k Ω to 10 k Ω (reference value).

Ports that permit the selecting of a built-in pull-up/pull-down resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

④ The AVss pin when not using the A/D converter: When not using the A/D converter, handle a power source pin for the A/D converter, AVss and AVcc pins as follows:

• AVss: Connect to the Vss pin.

• AVcc: Connect to the Vcc pin.

4.2.2 Termination remarks

① I/O ports:

Do not open in the input mode.

●Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination ① and shown on the above.
- 2 I/O ports:

When setting for the input mode, do not connect to V_{CC} or V_{SS} directly.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and V_{cc} (or V_{ss}).

③ I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to V_{CC} or V_{SS} through a resistor.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

4.3 Notes on interrupts

4.3.1 Setting for interrupt request bit and interrupt enable bit

To set an interrupt request bit and an interrupt enable bit for interrupts, execute as the following sequence:

- ① Clear an interrupt request bit to "0" (no interrupt request issued).
- ② Set an interrupt enable bit to "1" (interrupts enabled).
- ●Reason

If the above setting are performed simultaneously with one instruction, an unnecessary interrupt processing routine is executed. Because an interrupt enable bit is set to "1" (interrupts enabled) before an interrupt request bit is cleared to "0."

4.3.2 Switching of detection edge

If it is not necessary to generate interrupts synchronized with certain settings, such as setting the active edge for external interrupts or switching the interrupt source for a vector in cases where multiple interrupt sources are assigned to the same interrupt vector, use the following procedure to make the settings.



Fig. 4.3.1 Switching sequence of detection edge

●Reason

The interrupt request bit may be set to "1" in the following cases:

- When switching the active edge for external interrupts.
- When switching the interrupt source for a vector in cases where multiple interrupt sources are assigned to the same interrupt vector.

NOTES ON USE

4.3.3 Distinction of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request (request distinguish) bit of an interrupt request register (interrupt request distinguish register) immediately after this bit is set to "0", execute one or more instructions before executing the BBC or BBS instruction.



Fig. 4.3.2 Distinction sequence of interrupt request bit

●Reason

If the BBC or BBS instruction is executed immediately after an interrupt request (request distinguish) bit of an interrupt request register (interrupt request distinguish register) is cleared to "0," the value of the interrupt request (request distinguish) bit before being cleared to "0" is read.

4.4 Notes on programming

4.4.1 Processor Status Register

(1) Initialization of Processor Status Register

Flags which affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

●Reason

After a reset, the contents of processor status register (PS) are undefined except for the I flag which is "1."



Fig. 4.4.1 Initialization of flags in Processor Status Register

(2) How to reference Processor Status Register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S + 1). If necessary, execute the PLP instruction to return the PS to its original status.

A NOP instruction should be executed after every PLP instruction.



Fig. 4.4.2 PLP instruction execution sequence



Fig. 4.4.3 Stack memory contents after PHP instruction execution

4.4.2 BRK instruction

(1) Method detecting interrupt source

It can be detected that the BRK instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer the stored B flag state in the interrupt routine, in this case.





(2) Interrupt priority level

- At the following status,
- ① the interrupt request bit has set to "1."
- $\ensuremath{\textcircled{}^\circ}$ the interrupt enable bit has set to "1."
- 3 the interrupt disable flag (I) has set to "1."

If the BRK instruction is executed, the interrupt disable state is cancelled and it becomes in the interrupt enable state. So that the requested interrupts (the interrupts that corresponding to their request bits have set to "1") are accepted.

4.4.3 Decimal calculations

(1) Execution of Decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal results in decimal mode. To calculate in decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

(2) Status flags in decimal mode

When decimal mode is selected (D = 1), the values of three of the flags in the status register (the flags N, V, and Z) are invalid after a ADC or SBC instruction is executed. The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.



Fig. 4.4.5 Status flags in decimal mode

4.4.4 JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

4.4.5 Multiplication and division instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction. The execution of these instructions does not change the contents of the processor status register.

4.4.6 Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register
- Use instructions such as LDM and STA, etc., to set the port direction registers.

4.4.7 Instruction execution time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

APPENDIX 1 Instruction Cycles in each Addressing Mode

APPENDIX 1. Instruction Cycles in each Addressing Mode

Clock ϕ controls the system timing of 740 Family. The SYNC signal and the value of PC (Program Counter) are output in every instruction fetch cycle. The Op-Code is fetched during the next half-period of ϕ . The instruction decoder of CPU decodes this Op-Code and determines the following how to execute the instruction. The instruction timings of all addressing modes are described on the following pages.

The ϕ , SYNC, R/W (RD, WR), ADDR (ADDRL, ADDRH), and DATA signals in these figures indicate the status of the internal bus. These signals cannot be seen directly in single-chip mode, but they can be checked on products that support use of microprocessor mode.

The combination of these signals differs according to the microcomputer's type. The following table lists the valid signal for each product.

Туре	ϕ	SYNC	R/W	RD	WR	ADDR	DATA	ADDR H	ADDRL/DATA
M507XX M509XX M374XX (Except M37451)	0	0	0			0	0		
M38XXX M375XX M372XX M371XX	0	0		0	0	0	0		
M37451	0	0	0	(Note)	O (Note)	0	0		
M50734	0	0		0	\bigcirc			0	0

Valid signal for each product

Note: Only 80-pin version.

Instructions	: ACLC	\triangle SEC
	∆CLD	∆SED
	∆CLI	∆SEI
	∆CLT	∆SET
	∆CLV	ΔΤΑΧ
	∆DEX	ΔΤΑΥ
	∆DEY	∆ TSX
	AINX	ΔΤΧΑ
	AINY	∆ TXS
	ANOP	ΔΤΥΑ
Byte length	: 1	
Cycle number	: 2	

:

Timing





Notes 1 : Some products are "01" or content of SPS flag. 2 : Some products differ the address.

Instructions			
Byte length	∆WIT ∶1		
Timing	:		
φ			
SYNC			
R/W			
RD			
WR			
ADDR	PC	PC+1	
DATA	Op-code	Invalid	
ADDRH	РСН	РСн	 X
ADDRL /DATA	PCL Op- code PCL+1 In- valid	PCL+1	

Retum from standby state is excuted by extemal interrupt. Retum from wait state is excuted by internal or external interrupt.



Note: Some products are "01" or content of SPS flag.



Note: Some products are "01" or content of SPS flag.



Note: Some products are "01" or content of SPS flag.



Note: Some products are "01" or content of SPS flag.

[T=0]

Instructions Byte length Cycle number	:	ΔADCΔ#\$nn ΔANDΔ#\$nn ΔCMPΔ#\$nn ΔCPXΔ#\$nn ΔCPYΔ#\$nn ΔLDAΔ#\$nn ΔLDAΔ#\$nn ΔLDAΔ#\$nn ΔLDAΔ#\$nn ΔLDAΔ#\$nn ΔLDAΔ#\$nn ΔLDXΔ#\$nn ΔSBCΔ#\$nn 2 2	(T=0) (T=0) (T=0)
Timing	:		
	φ		
0)(1)	~		F



PCL+1 DATA

/DATA

ACCUMULATOR



ACCUMULATOR BIT RELATIVE

Instructions	: ∆BBC∆i,A,\$hhll ∆BBS∆i,A,\$hhll
Byte length	: 2
(1) With no bi Cycle number	ranch : 4
Timing	:
ф	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1
DATA	Op-code Invalid
ADDRH	РСН РСН
ADDRL /DATA	PCL Op- wale PCL+1 In- valid PCL+1 In- valid PCL+1 In- valid PCL+1 In- valid PCL+1 Valid PCL+1 VAL+1 VAL+1 Valid PCL+1 VAL+1 VAL+1 VA

ACCUMULATOR BIT RELATIVE

Instructions	: ∆BBC∆i,A,\$hhll ∆BBS∆i,A,\$hhll
Byte length	: 2
(2) With branch Cycle number	ר נייני 6
Timing	:
ф	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 (PC+2)L ((PC+2)±RR)L (PC+1)H (PC+2) H
DATA	Op-code Invalid ±RR Invalid Inva
ADDRH	PCH PCH (PC+2)H (PC+2)H
ADDRL /DATA	$\left(\begin{array}{c} \text{PCL} \\ \text{Code} \end{array} \right) \left(\begin{array}{c} \text{PCL+1} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{In-} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{PCL+1} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{PCL+1} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{TRR} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{valid} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{VCL+1} \\ \text{valid} \end{array} \right) \left(\begin{array}{c} \text{valid} \end{array} \right) \left(\begin{array}{$
RR : Offset *1 : (PC+1) *2 : ((PC+2)L

ACCUMULATOR BIT

Instructions	: ∆CLB∆i,A ∆SEB∆i,A	
Byte length Cycle number	:1 :2	
Timing	:	
	φ	
	SYNC	
	R/W	
	RD	
	WR	
	ADDR	PC PC+1
	DATA	Op-code Invalid
	ADDRH	РСН ХРСН Х
	ADDRL /DATA	PCL Op- code PCL+1 In- valid

BIT RELATIVE

Instructions : **\Delta BBC**\Delta i,\$zz,\$hhll ∆BBS∆i,\$zz,\$hhll Byte length : 3 (1) With no branch Cycle number :5 Timing : ø SYNC R/W RD WR ADDR PC PC+1 ADL,00 PC+2 ADL DATA Op-code DATA Invalid ADDRH РСн РСн 00 РСн ADDRL Op-code In-valid In-valid PCL+1 ADL DATA PCL ADL PCL+2 PCL+2 /DATA

BIT RELATIVE

Instructions	: ∆BBC∆i,\$zz,\$hhll ∆BBS∆i,\$zz,\$hhll
Byte length	: 3
(2) With bran Cycle number	ch : 7
Timing	:
ф	
SYNC	
R/W	
RD	
WR	
ADDR	$ \begin{array}{ c c c c c } \hline PC & PC+1 & ADL,00 & PC+2 & \begin{pmatrix} (PC+3)L \\ (PC+2)H & (PC+3) \pm RR \end{pmatrix} & \begin{pmatrix} (PC+3) \pm RR \\ \pm RR \end{pmatrix} \\ \hline \end{array} $
DATA	Op-code ADL DATA Invalid ±RR Invalid Invalid
ADDRH	PCH PCH 00 PCH (PC+2)H (PC+3)H ((PC+3) ± RR)H
ADDRL /DATA	PCL Code PCL+1 ADL ADL DATA PCL+2 In- valid PCL+2 ±RR *1 (*2) (*2)
RR : Offset	address

*1 : (PC+3)L *2 : ((PC+3)±RR)L

Rev.2.00 Nov 14, 2006 page 126 of 185 REJ09B0322-0200

ZERO PAGE BIT

Instructions	: △CLB △i,\$zz
	∆SEB∆i,\$zz
Byte length	: 2
Cycle number	: 5

:

Timing



[T=0]	ZEI	RO PAGE
△ANE △BIT △CMI △CP>	P ∆\$zz (T=0) (∆\$zz	
ΔEOF ΔLDA ΔLDX ΔLDY	<pre>/ Δ\$zz R Δ\$zz (T=0) Δ Δ\$zz (T=0) Δ Δ\$zz / Δ\$zz A Δ\$zz (T=0)</pre>	
∆SBC	Δ\$zz (T=0) Δ\$zz	
Timing :		
φ		
SYNC		
R/W		
RD		
WR		
ADDR 🤇	PC PC+1	ADL,00
DATA	Op-code	ADL DATA
ADDRH	РСН РСН	
ADDRL /DATA	L Op- wde PCL+1 ADL	

Instructions : $\triangle ASL \ \triangle Szz \ \triangle COM \ \triangle Szz \ \triangle DEC \ \triangle Szz \ \triangle INC \ \triangle Szz \ \triangle INC \ \triangle Szz \ \triangle LSR \ \triangle Szz \ \triangle ROL \ 2 \ Szz \ Cycle number : 5$

:

Timing

ø SYNC R/W RD WR ADDR PC PC+1 ADL,00 NEW DATA Op-code ADL DATA Invalid DATA ADDRH РСн РСн 00 ADDRL Op-code NEW DA TA PCL ADL ADL DATA ADL PCL+1 ADL /DATA

ZERO PAGE

Instruction Byte lengt Cycle num	h : 2		
Timing	:		
ф			
SYNC			
R/W			
RD			
WR			
addr 🔇	PC PC+1	ADL,00	
DATA	Op-code ADL DATA	Invalid	NEW DATA
addrh 🔇	РСН РСН	00	
ADDRL	PCL Op- wde PCL+1 ADL ADL DATA ADL -		ADL NEW DA TA

ZERO PAGE





Zero Page X

Instructio Byte leng Cycle nu	gth	: ∆MUL∆\$zz,X : 2 : 15	(Note)
Timing		:	
ф			
SYNC			
R/W			
RD			
WR			
ADDR	(PC)	PC+1	ADL+X,00 X S,SPS X
DATA	Op- code		Invalid (NEW DATA Valid)

SPS: A selected page by stack page selection bit of the CPU mode register.

Note: This instruction cannot be used for some products.

Zero Page X

Instructio Byte len Cycle nu	gth	: ∆DIV∆\$zz,X : 2 : 16	(Note)	
Timing		:		
ф				
SYNC				
R/W				
RD				
WR				
ADDR	PC F	PC+1 ADL +X,00 Low-order DATA	ADL+X+1,00 High-order DATA	S,SPS
DATA	Op- code			NEW In- Valid

SPS: A selected page by stack page selection bit of the CPU mode register.

Note: This instruction cannot be used for some products.

Zero Page X		
	ASL ∆\$zz,X DEC ∆\$zz,X INC ∆\$zz,X ISR ∆\$zz,X IROL ∆\$zz,X IROR ∆\$zz,X	
Byte length : 2 Cycle number : 6		
Timing :		
φ SYNC		
R/W		
RD		
WR		
ADDR	PC PC+1 (PC+1)L ADL+X,00	
DATA	Op-code ADL Invalid DATA Invalid NEW DATA	
ADDRH	РСН РСН 00	
ADDRL /DATA	$\left(\begin{array}{c} PCL \\ \infty de \end{array} \right)^{Op} \left(\begin{array}{c} PCL+1 \\ ADL \end{array} \right)^{(PC+1)L} \left(\begin{array}{c} ADL+X \\ ADL+X \\ DATA \end{array} \right)^{ADL+X} \left(\begin{array}{c} ADL+X \\ DATA \\ DATA \\ DATA \end{array} \right)^{NEW} \right)^{NEW} \right)$	


ZERO PAGE X, ZERO PAGE Y



[T=0]

Instructions	: ΔADC Δ\$hhll ΔAND Δ\$hhll ΔBIT Δ\$hhll	(T=0) (T=0)
	ΔCMP Δ\$hhll ΔCPX Δ\$hhll	(T=0)
	∆CPY ∆\$hhll	(T a)
	∆EOR ∆\$hhll	(T=0)
	∆LDA ∆\$hhll	(T=0)
	ΔLDX Δ\$hhll	
	Δ LDY Δ \$hhll	
	∆ORA ∆\$hhll	(T=0)
	Δ SBC Δ \$hhll	(T=0)
Byte length	: 3	
Cycle number	: 4	

:

Timing



ABSOLUTE



ABSOLUTE



ABSOLUTE



Note: Some products are "01" or content of SPS flag.

Instructions	: ASTAA ASTXA	\$hhll
Byte length Cycle number	∆STY∆\$: 3 : 5	βhhll
Timing	:	
	φ	
	SYNC	
	R/W	
	RD	
	WR	
	ADDR	PC PC+1 PC+2 ADL ADH
	DATA	Op-code ADL ADH Invalid DATA
	ADDRH	PCH PCH PCH ADH
	ADDRL /DATA	PCL Op- code PCL+1 ADL PCL+2 ADH ADL ADL DATA

[T=0]

ABSOLUTE X, ABSOLUTE Y

Instructions Byte length Cycle number	ΔΑ ΔC ΔΕ ΔL ΔL ΔL	DC \triangle \$hhll,X or Y (T=0) ND \triangle \$hhll,X or Y (T=0) MP \triangle \$hhll,X or Y (T=0) OR \triangle \$hhll,X or Y (T=0) DA \triangle \$hhll,X or Y (T=0) DX \triangle \$hhll,Y DY \triangle \$hhll,X RA \triangle \$hhll,X or Y (T=0) BC \triangle \$hhll,X or Y (T=0)
Timing	:	
rinnig	·	
	φ	
	SYNC	
	R/W	
	RD	
	WR	
	ADDR	PC PC+1 PC+2 AD L+X(or Y) AD L+X(or Y) AD L+X(or Y) AD H+C
	DATA	Op-code ADL ADH Invalid DATA
ŀ	ADDRH	PCH PCH PCH ADH ADH +C
	ADDRL /DATA	PCL Op- code PCL+1 ADL PCL+2 ADH ADL (or Y) ADL+X (or Y) DATA
(C : Carrv o	f ADL+X or Y

C : Carry of ADL+X or Y

ABSOLUTE X

Instructions	: ΔASL Δ\$hhll,X ΔDEC Δ\$hhll,X ΔINC Δ\$hhll,X ΔLSR Δ\$hhll,X ΔROL Δ\$hhll,X ΔROR Δ\$hhll,X
Byte length Cycle numbe	: 3
Timing	
φ	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 PC+2 ADL+X ADL+X ADL+X ADH+C
DATA	Op-code ADL ADH Invalid DATA Invalid NEW DATA
ADDRH	PCH PCH PCH ADH ADH+C
ADDRL /DATA	(PCL) Op- WCL+1) ADL (PCL+2) ADH (ADL+X) (ADL+X) (DATA) (ADL+X) (ADL+X) (NEW) (DATA) (ADL+X) (ADL+X) (NEW) (DATA) (ADL+X) (NEW) (DATA) (ADL+X) (NEW) (DATA) (ADL+X) (NEW) (NE

 $C: C \text{ any of } \mathsf{ADL}\text{+}\mathsf{X}$

ABSOLUTE X, ABSOLUTE Y



C : Carry of ADL+X or Y

INDIRECT



ZERO PAGE INDIRECT



BA : Basic address

ZERO PAGE INDIRECT



BA : Basic address

Note: Some kind types are "01" or content of SPS flag.

ſ	T	=01	
ц		<u> </u>	

INDIRECT X

Instructions	: ΔADC Δ(\$zz,X) (T=0) ΔAND Δ(\$zz,X) (T=0) ΔCMP Δ(\$zz,X) (T=0) ΔEOR Δ(\$zz,X) (T=0) ΔLDA Δ(\$zz,X) (T=0) ΔORA Δ(\$zz,X) (T=0) ΔSBC Δ(\$zz,X) (T=0)
Byte length Cycle number	: 2 : 6
Timing	:
φ	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 (PC+1) L,00 BAL+X,00 BAL+X+1 ADL ADH ADH
DATA	Op-code BAL Invalid ADL ADH DATA
ADDRH	PCH PCH 00 ADH
ADDRL /DATA	PCL Op- code PCL+1 BAL (PC +1)L BAL+X ADL BAL ADH ADL DATA
BA · Basic	

BA : Basic address

INDIRECT X



BA : Basic address

ſ	T	\bigcirc	٦
L,	U	9	1

INDIRECT Y

Instructions Byte length Cycle numb	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Timing	:
φ	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 BAL,00 BAL+1 ADL+Y ADL+Y ADL+Y ADH+C
DATA	Op-code BAL ADL ADH Invalid DATA
ADDRH	PCH PCH 00 ADH ADH+C

BAL BAL ADL BAL+1 ADH ADH

AD.+Y DATA

BA : Basic address

Op-code

PCL

PCL+1

ADDRL

/DATA

C : Carry of ADL+Y

INDIRECT Y

Instructio Byte leng Cycle nu	gth	: ΔSTAΔ(\$zz),Y : 2 : 7
Timing		:
ф		
SYNC		
R/W		
RD		
WR		
ADDR	PC	PC+1 BAL,00 BAL+1 ADL+Y ADL+Y ADL+Y ADL+Y ADH+C
DATA		Dp-code BAL ADL ADH Invalid Invalid DATA
ADDRH	РСн	PCH 00 ADH ADH+C
ADDRL /DATA		Dp- de PCL+1 ADL BAL ADL ADL ADL ADL ADL ADL ADL ADL ADL A

BA : Basic address

C : Carry of ADL+Y

Instructions	∆BPL ∆BVC ∆BVS	∆\$hhll ∆\$hhll ∆\$hhll ∆\$hhll ∆\$hhll ∆\$hhll
Byte length	: 2	
(1)With no branch Cycle number	: 2	
Timing	:	
	φ	
	SYNC	
	R/W	
	RD	
	WR	
	ADDR	PC PC+1
	DATA	Op-code Invalid
	ADDRH	РСН РСН
	ADDRL /DATA	PCL Op- wde PCL+1 In- valid

Instructions	ABCS ABEC Abmi Abne Abpl AbvC	C A\$hhll S A\$hhll Q A\$hhll E A\$hhll E A\$hhll C A\$hhll S A\$hhll
Byte length	: 2	
(2)With branch Cycle number	: 4	
Timing	:	
	φ	
	SYNC	
	R/W	
	RD	
	WR	
	ADDR	$\begin{array}{ c c c c c } \hline PC & PC+1 & (PC+2)L \\ \hline (PC+1)H & (PC+2) \pm RR \\ \hline (PC+2)H & (PC+2)H \\ \hline (PC+2)H & (PC+2) \pm RR \\ \hline (PC+2) \pm RR & (PC+2) + RR \\ \hline (PC+2) \pm RR & (PC+2) + RR \\ \hline (PC+2) \pm RR & (PC+2) + RR \\ \hline (PC+2) + RR & (PC+2) + RR \\ \hline (PC+2) + RR & (PC+2) + RR \\ \hline (PC+2) + RR & (PC+2) + RR \\ \hline (PC+2) + RR & (PC+2) + RR \\ \hline (PC+2) + RR & (PC+2) + RR \\ \hline (PC+2) + $
	DATA	Op-code ±RR Invalid Invalid
Д	DDRH	PCH PCH (PC+1)H (PC+2)H ((PC+2)±RR)H
	ADDRL /DATA	$\left(PCH \right) \left(\begin{array}{c} Op^{-} \\ code \end{array} \right) \left(PC_{L+1} \right) \left(\begin{array}{c} \pm RR \\ RR \end{array} \right) \left(PC_{+2} \right) \left(\begin{array}{c} PC_{+2} \\ RR \end{array} \right) \left(\begin{array}{c} RR \end{array} \right) \left(\begin{array}{c} PC_{+2} \\ RR \end{array} \right) \left(\begin{array}{c} \mathsf$
F	RR : Offset	value

RR : Offset value

RELATIVE



RR : Offset value

SPECIAL PAGE



BA : Basic address

Note : Some products are "01" or content of SPS flag.

IMMEDIATE



IMMEDIATE



IMMEDIATE



[T=1]	ZERO PAGE
Instructions	: ΔADCΔ\$zz (T=1) ΔANDΔ\$zz (T=1) ΔEORΔ\$zz (T=1) ΔORAΔ\$zz (T=1) ΔSBCΔ\$zz (T=1)
Byte length Cycle number	: 2 : 6
Timing	:
φ	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 ADL,00 X,00
DATA	Op-code ADL DATA DATA 2 Invalid NEW DATA
ADDRH	PCH PCH 00
ADDRL /DATA	(PCL) Op- wde PCL+1 (ADL) (ADL) (DATA 1 X (DATA 2 X) (X (DATA 2 X)

$$[T=1]$$

ZERO PAGE





ZERO PAGE X

Instructions	: ΔADCΔ\$zz,X ΔANDΔ\$zz,X ΔEORΔ\$zz,X ΔORAΔ\$zz,X ΔSBCΔ\$zz,X	(T=1) (T=1) (T=1) (T=1) (T=1)
Byte length	: 2	
Cycle number	: 7	

:

Timing





ZERO PAGE X





[T=1] ABSOLUTE
Instruction	ns : Δ ADC Δ \$hhll (T=1) Δ AND Δ \$hhll (T=1) Δ EOR Δ \$hhll (T=1) Δ ORA Δ \$hhll (T=1) Δ SBC Δ \$hhll (T=1)
Byte leng Cycle nur	th : 3
Timing	:
ф	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 PC+2 ADL X,00
DATA	Op-code ADL ADH DATA DATA 2 Invalid NEW DATA
ADDRH	PCH PCH PCH ADH 00
ADDRL /DATA	(PCL) Code PCL+1 (ADL) (PCL+2) (ADH) (ADL) (DATA) (X) (X) (DATA) (X) (X) (DATA) (X) (X) (DATA) (X) (X) (X) (X) (X) (X) (X) (X) (X) (X

ABSOLUTE

Instruction Byte length Cycle number	: ΔCMP∆\$hhll (T=1) : 3 : 5
Timing	:
φ	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 PC+2 ADL X,00
DATA	Op-code ADL ADH ADH DATA DATA 2
ADDRH	PCH PCH PCH ADH 00
ADDRL /DATA	PCL Op- code PCL+1 ADL PCL+2 ADH ADL DATA 1 X DATA 2

ABSOLUTE



ABSOLUTE X, ABSOLUTE Y

Instructio	ons	: ΔADCΔ\$hhi ΔANDΔ\$hhi ΔEORΔ\$hhi ΔORAΔ\$hh ΔSBCΔ\$hhi	ll,X or Y ll,X or Y ll,X or Y	(T=1) (T=1) (T=1) (T=1) (T=1)				
Byte len	igth	: 3						
Cycle nu	umber	: 8						
Timing		:						
φ								
SYNC								
R/W								
RD								
WR								
ADDR	PC	PC+1	PC+2	DL+X(or Y) ADH ADH	+X(or Y) H+C	X,00		
DATA		-code ADL	ADH	Invalid		DATA 2	Invalid	NEW DATA
ADDRH	РСн	РСН	РСН	ADH AD	н+С	0	0	
ADDRL /DATA				ADL+X (or Y)		DATA 2 X	{×	NEW DA TA
C:Carry	of ADL+X or	Y						

[T=1]ABSOLUTE X, ABSOLUTE Y

Instruction Byte length Cycle numb	: △CMP∆\$hhll,X or Y (T=1) : 3 er : 6
Timing	:
φ	
SYNC	
R/W	
RD	
WR	
ADDR	PC PC+1 PC+2 ADL+X(or Y) ADL+X(or Y) X,00 X,00
DATA	Op-code ADL ADH Invalid DATA DATA 2
ADDRH	PCH PCH PCH ADH ADH+C 00
ADDRL /DATA	$\left(\begin{array}{c} PCL \\ \infty de \end{array} \right) \left(\begin{array}{c} Op-\\ PCL+1 \\ \end{array} \right) \left(\begin{array}{c} ADL \\ PCL+2 \\ \end{array} \right) \left(\begin{array}{c} ADL+X \\ (or Y) \\ \end{array} \right) \left(\begin{array}{c} ADL+X \\ (or Y) \\ \end{array} \right) \left(\begin{array}{c} DATA \\ 1 \\ \end{array} \right) \left(\begin{array}{c} ADTA \\ 2 \\ \end{array} \right) \left(\begin{array}{c} DATA \\ 2 \\ \end{array} \right) \left(\begin{array}{c} DAT$

C : Carry of ADL+X or Y

ABSOLUTE X, ABSOLUTE Y

Instruction	: ∆LDA∆\$hhll,X or Y	(T=1)
Byte length	: 3	
Cycle number	:7	

Timing

[T=1]



C : Carry of ADL+X or Y

[T=1]	INDIRECT X
Instructions	: ΔADCΔ(\$zz,X) (T=1) ΔANDΔ(\$zz,X) (T=1) ΔEORΔ(\$zz,X) (T=1) ΔORAΔ(\$zz,X) (T=1) ΔSBCΔ(\$zz,X) (T=1)
Byte length Cycle numbe	: 2
Timing	:
φ	
SYNC	
R/W	
RD	
WR	
ADDR	$ \begin{array}{ c c c c } \hline PC & PC+1 & PC+1 & BAL+X \\ \hline 00 & 00 & BAL+X \\ \hline 00 & ADL \\ \hline 00 $
DATA	Op- code BAL XInvalid ADL X ADH X DATA 2 XInvalid NEW DATA
ADDRH	PCH PCH 00 ADH 00 (ADH)
ADDRL /DATA	PCL Op- code PCL BAL (PC) - - BAL AD L BAL+ X+1 AD L DATA X DATA X DATA X
BA : Basio	caddress

BA : Basic address


BA : Basic address

[T=1]

INDIRECT X



BA : Basic address



INDIRECT Y



C : Carry of ADL+Y

[T=1]

INDIRECT Y



BA : Basic address

C : Carry of ADL+Y



INDIRECT Y



BA : Basic address

C : Carry of ADL+Y

APPENDIX 2. 740 Family Machine Language Instruction Table

Parameter		0.445.01				FLAG	INSTRUCTION CO	DDE	BYTE					
Classi	ification	SYMBOL		FUI	NCTION	NVTBDIZC	D7D6D5D4 D3D2D1D0	HEX	NUMBER		NOTE			
		LDA #\$nn	(A)←nn			\bigcirc x x x x x \bigcirc x	1010 1001 <b2></b2>	A9	2	2	2			
		LDA \$zz	(A)←(M)	where	M=(zz)	OxxxxxOx	1010 0101	A5	2	3	2			
		LDA \$zz, X	(A)←(M)	where	M=(zz+(X))	\bigcirc x x x x x \bigcirc x	<pre> <b2> 1 0 1 1 0 1 0 1 <b2></b2></b2></pre>	B5	2	4	2			
		LDA \$ hhll	(A)←(M)	where	M=(hhll)	OxxxxxOx	1010 1101 <b2></b2>	AD	3	4	2			
		LDA \$ hhll, X	(A)→(A)	where	M=(hhll+(X))	OxxxxxOx	<b3> 10111101 <b2></b2></b3>	BD	3	5	2			
		LDA \$ hhll, Y	(A)←(M)	where	M=(hhll+(Y))	0xxxxx0x	<pre> <b3> 1 0 1 1 1 0 0 1 <b2> <b3></b3></b2></b3></pre>	B9	3	5	2			
		LDA (\$ zz, X)	(A)←(M)	where	M=((zz+(X)+1)(zz+(X)))	\bigcirc x x x x x \bigcirc x	10100001 <b2></b2>	A1	2	6	2			
		LDA (\$ zz), Y	(A)←(M)	where	$M{=}((zz{+}1)(zz){+}(Y))$	\bigcirc x x x x \bigcirc x	10110001 <b2></b2>	B1	2	6	2			
	g	LDX #\$nn	(X)←nn			\bigcirc x x x x x \bigcirc x	1010 0010	A2	2	2				
	Load	LDX \$zz	(X)→(M)	where	M=(zz)	\bigcirc x x x x x \bigcirc x	<b2> 1010_0110</b2>	A6	2	3				
	_	LDX \$zz, Y	(X)←(M)	where	M=(zz+(Y))	\bigcirc x x x x x \bigcirc x	<b2> 1011_0110</b2>	B6	2	4				
		LDX \$ hhll	(X)←(M)	where	M=(hhll)	0×××××0×	<b2> 10101110 <b2></b2></b2>	AE	3	4				
		LDX \$ hhll, Y	(X)←(M)	where	M=(hhll+(Y))	\bigcirc x x x x x \bigcirc x	<b3> 1 0 1 1 1 1 1 0 <b2></b2></b3>	BE	3	5				
		LDY #\$nn	(Y)←nn			X	<b3> 1010 0000</b3>	A0	2	2	+			
		LDY \$zz	(Y)←(M)	where	M=(zz)	\bigcirc x x x x x \bigcirc x	<b2> 10100100</b2>	A4	2	3				
		LDY \$zz, X	(Y)←(M)	where	M=(zz+(X))	\bigcirc x x x x x \bigcirc x	<b2> 1011 0100</b2>	B4	2	4				
fer		LDY \$ hhll	(Y)←(M)	where	M=(hhll)	\bigcirc x x x x x \bigcirc x	<b2> 1 0 1 0 1 1 0 0 <b2></b2></b2>	AC	3	4				
Data Transfer		LDY \$ hhll, X	(Y)←(M)	where	M=(hhll+(X))	\bigcirc x x x x x \bigcirc x	<b3> 1 0 1 1 1 1 0 0 <b2></b2></b3>	BC	3	5				
Data		LDM #\$nn,\$zz	(M)←nn	where	M=(zz)	*****	<b3> 0 0 1 1 1 1 0 0 <b2> <b3></b3></b2></b3>	ЗC	3	4				
		STA \$zz	(M)←(A)	where	M=(zz)	xxxxxxxx	1000 0101 <b2></b2>	85	2	4				
		STA \$zz, X	(M)←(A)	where	M=(zz+(X))	******	1001 0101	95	2	5				
		STA \$ hhll	(M)←(A)	where	M=(hhll)	******	<b2> 10001101 <b2></b2></b2>	8D	3	5				
		STA \$ hhll, X	(M)←(A)	where	M=(hhll+(X))	******	<b3> 1001 1101 <b2></b2></b3>	9D	3	6				
		STA \$ hhll, Y	(M)←(A)	where	M=(hhll+(Y))	*****	<b3> 1001 1001 <b2></b2></b3>	99	3	6				
		STA (\$ zz, X)	(M)→(A)	where	M=((zz+(X)+1)(zz+(X)))	******	<b3> 10000001 <b2></b2></b3>	81	2	7				
	e	STA (\$ zz), Y	(M)←(A)	where	$M{=}((zz{+}1)(zz){+}(Y))$	******	<b2> 1001 0001 <b2></b2></b2>	91	2	7				
	Store	STX \$zz	(M)→(M)	where	M=(zz)	******	1000 0110	86	2	4				
		STX \$zz, Y	(M)→(M)	where	M=(zz+(Y))	******	<b2> 1001_0110</b2>	96	2	5				
		STX \$ hhll	(M)→(M)	where	M=(hhll)	******	<b2> 1 0 0 0 1 1 1 0 <b2> <b3></b3></b2></b2>	8E	3	5				
		STY \$zz	(M)←(Y)	where	M=(zz)	××××××××	1000 0100	84	2	4	+			
		STY \$zz, X	(M)←(Y)	where	M=(zz+(X))	******	<b2> 1001_0100</b2>	94	2	5				
		STY \$ hhll	(M)←(Y)	where	M=(hhll)	*****	<b2> 10001100 <b2></b2></b2>	8C	3	6				
	- L	TAX TXA	(X)←(A) (A)←(X)				<b3></b3>	AA	1	2	+			
	sfe	TAY	$(A) \leftarrow (X)$ $(Y) \leftarrow (A)$			OXXXXXOX	1000 1010 1010 1000	8A A8	1	2	+			
	Transfer	TYA TSX	(A) ← (Y) (X) ← (S)			ŎxxxxxŎx OxxxxxOx	1001 1000 1011 1010	98	1	2	+			
	-	TXS PHA	(X)←(S) (S)←(X) (M(S))←(A)	(5), (5)	_1	××××××××××××××××××××××××××××××××××××××	1001 1010	BA 9A	1	2	-			
	Stack Operation	PHA PHP PLA	(M(S))←(A) (M(S))←(PS) (S)←(S)+1,	S), (S)←(S	5)—1		0 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0	48 08	1	3	-			
	° od O od	PLA PLP	(S)←(S)+1, (S)←(S)+1,			Previous status in stack	0 1 1 0 1 0 0 0 0 0 1 0 1 0 0 0	68 28	1 1	4 4				

RENESAS

Parameter		-		TION	FLAG	INSTRUC	TION CO	DDE	BYTE	CYCLE	NOT
Classification	SYMBOL	F	-UNC	TION	NVTBDIZC	D7D6D5D4 D	3D2D1D0	HEX	NUMBER	NUMBER	NOTE
	ADC #\$nn	(A)←(A)+nn+(C)			00 x x x x 00	01101	001	69	2	2	1
	ADC \$ zz	(A)←(A)+(M)+(C)	where	M=(zz)	00××××00	<b2> 0 1 1 0 0</b2>	101	65	2	3	1
	ADC \$ zz, X	(A)←(A)+(M)+(C)	where	M=(zz+(X))	00××××00		101	75	2	4	1
	ADC \$ hhll	(A)←(A)+(M)+(C)	where	M=(hhll)	00××××00	<b2></b2>	101	6D	3	4	1
	ADC \$ hhll, X	(A)←(A)+(M)+(C)	where	M=(hhll+(X))	00××××00	<b3> 0 1 1 1 1 <b2></b2></b3>	101	7D	3	5	1
	ADC \$ hhll, Y	(A)←(A)+(M)+(C)	where	M=(hhll+(Y))	00****00	<b3> 0 1 1 1 1 <b2></b2></b3>	001	79	3	5	1
	ADC (\$ zz, X)	(A)←(A)+(M)+(C)	where	M=((zz+(X)+1)(zz+(X)))	00××××00		001	61	2	6	1
			00××××00	<b2> 0 1 1 1 0 <b2></b2></b2>	001	71	2	6	1		
	SBC #\$ nn (A)←(A)−nn−(C)		00××××00	1 1 1 0 1 <b2></b2>	001	E9	2	2	1		
	SBC \$zz	(A)←(A)–(M)–(¯)	where	M=(zz)	00××××00		101	E5	2	3	1
	SBC \$zz, X	(A)←(A)–(M)–(C)	where	M=(zz+(X))	00××××00	1 1 1 1 0	101	F5	2	4	1
	SBC \$ hhll	(A)→(A)–(M)–(Ū)	where	M=(hhll)	00××××00	<b2></b2>	101	ED	3	4	1
truct	SBC \$ hhll, X	(A)→(A)–(M)–(Ū)	where	M=(hhll+(X))	00****00	<b3> 1 1 1 1 1 <b2></b2></b3>	101	FD	3	5	1
Sabstruct	SBC \$ hhll, Y	(A)←(A)–(M)–(¯ C)	where	M=(hhll+(Y))	00****00	<b3> 1 1 1 1 1 <b2></b2></b3>	001	F9	3	5	1
tion	SBC (\$ zz, X)	(A)←(A)–(M)–(¯ C)	where	M=((zz+(X)+1)(zz+(X)))	00××××00		001	E1	2	6	1
Operation Add and	SBC (\$ zz), Y	(A)←(A)–(M)–(¯ ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯	where	M=((zz+1)(zz)+(Y))	00××××00	<b2> 1 1 1 1 0 <b2></b2></b2>	001	F1	2	6	1
Op A	INC A	(A)←(A)+1			0 x x x x x 0 x		0 1 0	3A	1	2	
	INC \$ zz	(M)←(M)+1	where	M=(zz)	\bigcirc x x x x x \bigcirc x		1 1 0	E6	2	5	
	INC \$ zz, X	(M)←(M)+1	where	M=(zz+(X))	\bigcirc x x x x x \bigcirc x		1 1 0	F6	2	6	
	INC \$ hhll	(M)←(M)+1	where	M=(hhll)	\bigcirc x x x x x \bigcirc x	<b2> 1 1 1 0 1 <b2></b2></b2>	1 1 0	EE	3	6	
	INC \$ hhll, X	(M)←(M)+1	where	M=(hhll+(X))	\bigcirc x x x x x \bigcirc x	<b3> 1 1 1 1 1 <b2> <b3></b3></b2></b3>	1 1 0	FE	3	7	
	DEC A	(A)←(A)−1			\bigcirc x x x x x \bigcirc x		0 1 0	1A	1	2	
	DEC \$zz	(M)←(M)−1	where	M=(zz)	\bigcirc x x x x x \bigcirc x		1 1 0	C6	2	5	
	DEC \$zz, X	(M)←(M)−1	where	M=(zz+(X))	\bigcirc x x x x x \bigcirc x		1 1 0	D6	2	6	
	DEC \$ hhll	(M)←(M)−1	where	M=(hhll)	\bigcirc x x x x x \bigcirc x	<b2></b2>	1 1 0	CE	3	6	
	DEC \$ hhll, X	(M)←(M)−1	where	M=(hhll+(X))	○×××××⊙×	<b3> 1 1 0 1 1 <b2> <b3></b3></b2></b3>	1 1 0	DE	3	7	
	INX	(X)←(X)+1			\bigcirc x x x x x \bigcirc x	1110 1	000	E8	1	2	
	DEX	(X)←(X)−1			\bigcirc x x x x x \bigcirc x	1100 1	010	CA	1	2	
	INY	(Y)←(Y)+1			\bigcirc x x x x x \bigcirc x	1 1 0 0 1	0 0 0	C8	1	2	
	DEY	(1)←(1)+1 (Y)←(Y)−1			\bigcirc x x x x x \bigcirc x	1000 1	000	88	1	2	
	MUL \$ zz, X	M(S), (A)←(A)XM(z (S)←(S)−1	z+(X))		******	0110 0	010	62	2	15	
Multiply	DIV \$zz, X	$(A) \leftarrow (M(zz+(X)+1), M)$ $M(S) \leftarrow One's complete(S) \leftarrow (S)-1$	M(zz+(X)) ement of r	÷(A) remainder	*****	1110 0	010	E2	2	16	

Parameter		0)(1150)					FLAG	INSTRUCTION C	ODE	BYTE	CYCLE			
Classif		SYMBOL			FUN	CTION	NVTBDIZC	D7D6D5D4 D3D2D1D0	HEX	NUMBER		NOTE		
		AND #\$nn	(A)←(A)^ n	้าท			0 x x x x x 0 x	0010 1001	29	2	2	1		
		AND \$zz	(A)←(A)^ ((M)	where	M=(zz)	0 x x x x x 0 x	<b2> 00100101</b2>	25	2	3	1		
		AND \$zz, X	(A)←(A)^((M)	where	M=(zz+(X))	OXXXXXOX	<b2> 0011_0101</b2>	35	2	4	1		
		AND \$ hhll	(A)←(A)^ ((M)	where	M=(hhll)	0 × × × × × 0 ×	<b2> 0 0 1 0 1 1 0 1 <b2></b2></b2>	2D	3	4	1		
		AND \$ hhll, X	(A)←(A)∧ ((M)	where	M=(hhll+(X))	0 x x x x x 0 x	<b2> <b3> 0011 1101 <b2></b2></b3></b2>	3D	3	5	1		
		AND \$ hhll, Y	(A)←(A)∧((M)	where	M=(hhll+(Y))	0 x x x x x 0 x	<b3> 0 0 1 1 1 0 0 1 <b2></b2></b3>	39	3	5	1		
		AND (\$ zz, X)	(A)←(A)∧((M)	where	M=((zz+(X)+1)(zz+(X)))	OxxxxxOx	<b3> 00100001</b3>	21	2	6	1		
		AND (\$ zz), Y	z), Y (A)←(A)∧ (I		where	M=((zz+1)(zz)+(Y))	OxxxxxOx	<b2> 0 0 1 1 0 0 0 1 <b2></b2></b2>	31	2	6	1		
		ORA #\$nn	(A)←(A)∨nn				OxxxxxOx	0000 1001	09	2	2	1		
		ORA \$zz	(A)→(A)	M)	where	M=(zz)	$\bigcirc x \times x \times x \bigcirc x$	<b2> 0 0 0 0 0 1 0 1</b2>	05	2	3	1		
		ORA \$zz, X	(A)→(A)	M)	where	M=(zz+(X))	$\bigcirc x \times x \times x \bigcirc x$	<b2> 00010101</b2>	15	2	4	1		
		ORA \$ hhll	(A)→(A)		where	M=(hhll)	\bigcirc x x x x x \bigcirc x	<b2> 0 0 0 0 1 1 0 1 <b2></b2></b2>	0D	3	4	1		
	ation	ORA \$ hhll, X	(A)→(A)√(M)	where	M=(hhII+(X))	OxxxxxOx	<b2> <b3> 0 0 0 1 1 1 0 1 <b2></b2></b3></b2>	1D	3	5	1		
	Operation	ORA \$ hhll, Y	(A)←(A)∨(N	M)	where	M=(hhll+(Y))	\bigcirc x x x x x \bigcirc x	<b3> 0 0 0 1 1 0 0 1 <b2></b2></b3>	19	3	5	1		
	Logic	ORA (\$ zz, X)	(A)←(A)∨(M)		where	M=((zz+(X)+1)(zz+(X)))	OxxxxxOx	<b3> 000000001</b3>	01	2	6	1		
	ĽŐ	ORA (\$ zz), Y	(A)→(A)	M)	where	M=((zz+1)(zz)+(Y))	OxxxxxOx	<b2> 0 0 0 1 0 0 0 1 <b2></b2></b2>	11	2	6	1		
		EOR #\$nn	(A)←(A)∀n	(A)←(A)∀nn		A)∀nn			0 x x x x x 0 x	0100 1001	49	2	2	1
		EOR \$zz	(A)←(A)∀(I	M)	where	M=(zz)	OxxxxxOx	<b2> 0100_0101</b2>	45	2	3	1		
		EOR \$zz, X	(A)←(A)∀(I	M)	where	M=(zz+(X))	\bigcirc x x x x x \bigcirc x	<b2> 0 1 0 1 0 1 0 1</b2>	55	2	4	1		
		EOR \$ hhll	(A)→(A)	M)	where	M=(hhll)	\bigcirc x x x x x \bigcirc x	<b2> 0 1 0 0 1 1 0 1 <b2></b2></b2>	4D	3	4	1		
tion		EOR \$ hhll, X	(A)←(A)∀(I	M)	where	M=(hhll+(X))	\bigcirc x x x x x \bigcirc x	<b3> 0 1 0 1 1 1 0 1 <b2></b2></b3>	5D	3	5	1		
Operation		EOR \$ hhll, Y	(A)←(A)∀(I	M)	where	M=(hhll+(Y))	\bigcirc x x x x x \bigcirc x	<pre> <b3> 0 1 0 1 1 0 0 1 </b3></pre> <pre> <b3> </b3></pre> <pre> <b3></b3></pre>	59	3	5	1		
		EOR (\$ zz, X)	(A)→(A)	M)	where	M=((zz+(X)+1)(zz+(X)))	\bigcirc x x x x x \bigcirc x	0 1 0 0 0 0 0 1 <b2></b2>	41	2	6	1		
		EOR (\$ zz), Y	(A)→(A)	M)	where	M=((zz+1)(zz)+(Y))	\bigcirc x x x x \bigcirc x	0 1 0 1 0 0 0 1 <b2></b2>	51	2	6	1		
		COM \$ zz	(M)→(M)		where	M=(zz)	OxxxxxOx	0 1 0 0 0 1 0 0 <b2></b2>	44	2	5			
		BIT \$ zz	(A) ^ (M)		where	M=(zz)	M7M6X X X X 🔿 X	0010 0100	24	2	3			
		BIT \$ hhll	(A) ^ (M)		where	M=(hhll)	M7M6x x x x ○ x <82> 0 0 1 0 1 1 0 <82> <		2C	3	4			
		TST \$zz	(M)=0?		where	M=(zz)	0 x x x x x 0 x	0 1 1 0 0 1 0 0 <b2></b2>	64	2	3			
		CMP #\$nn	(A)–nn				0xxxxx00	1100 1001	C9	2	2	3		
		CMP \$ zz	(A)–(M)	l	where	M=(zz)	0xxxxx00	<b2></b2>	C5	2	3	3		
		CMP \$ zz, X	(A)–(M)	ze	where	M=(zz+(X))	0*****00	<b2> 1 1 0 1 0 1 0 1</b2>	D5	2	4	3		
		CMP \$ hhll	(A)–(M)	in si	where	M=(hhll)	Oxxxxx00	<b2> 1 1 0 0 1 1 0 1 <b2></b2></b2>	CD	3	4	3		
		CMP \$ hhll, X	(A)–(M)	Comparison in size	where	M=(hhII+(X))	0xxxxx00	<b2> <b3> 1 1 0 1 1 1 0 1 <b2></b2></b3></b2>	DD	3	5	3		
	Comparison	CMP \$ hhll, Y	(A)–(M)	Comp	where	M=(hhll+(Y))	0xxxxx00	<b3> 1 1 0 1 1 0 0 1 <b2></b2></b3>	D9	3	5	3		
	par	CMP (\$ zz, X)	(A)–(M)		where	M=((zz+(X)+1)(zz+(X)))	0 x x x x x x 0 0	<b3> 1 1 0 0 0 0 1</b3>	C1	2	6	3		
	mo	CMP (\$ zz), Y	(A)–(M)	i .	where	M=((zz+1)(zz)+(Y))	0×××××00	<b2> 1 1 0 1 0 0 0 1 <b2></b2></b2>	D1	2	6	3		
	0	CPX #\$nn	(X)–nn	Б			0xxxxx00	<pre> <b2> 1 1 1 0 0 0 0 0 </b2></pre>	E0	2	2	\square		
		CPX \$zz	(X)–(M)	size	where	M=(zz)	0xxxxx00	<b2> 1 1 1 0 0 1 0 0</b2>	E4	2	3			
		CPX \$ hhll	(X)–(M)	Comp in	where where	M=(hhll)	0xxxxx00	<b2> 1 1 1 0 1 1 0 0 <b2> <b3></b3></b2></b2>	EC	3	4			
		CPY #\$nn	(Y)–nn	u U			0 x x x x x x 0 0	1100 0000	C0	2	2	+		
		CPY \$zz	(Y)–(M)	paris	where	M=(zz)	0 x x x x x x 0 0	<b2> 1 1 0 0 0 1 0 0</b2>	C4	2	3			
		CPY \$ hhll	(Y)–(M)	ц. Со Со	where where	M=(hhll)	0 x x x x x x 0 0	<b2></b2>	сс	3	4			
			J	1 -				<b2> <b3></b3></b2>						

RENESAS

Parameter				FLAG	INSTRUCTION C	ODE	BYTE	CYCLE	
Classifi		SYMBOL	FUNCTION	NVTBDIZC	D7D6D5D4 D3D2D1D0	HEX	NUMBER		NOTE
		ASL A ASL \$zz	Left Shift $\boxed{C} \leftarrow \frac{A7A6}{where} \xrightarrow{A1A0} \leftarrow 0$ where M=(zz)	0 x x x x x 00 0 x x x x x 00	0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0	0A 06	1 2	2 5	
		ASL \$zz, X	where M=(zz+(X))	0 × × × × × 00	<b2> 0 0 0 1 0 1 1 0</b2>	16	2	6	
		ASL \$ hhll	} Left Shift Ci← M7M6 M1M0 ← 0 where M=(hhII)	0×××××00	<b2> 0 0 0 0 1 1 1 0 <b2></b2></b2>	0E	3	6	
		ASL \$ hhll, X	where M=(hhll+(X))	0 × × × × × 00	<b3> 0 0 0 1 1 1 1 0 <b2> <b3></b3></b2></b3>	1E	3	7	
		LSR A LSR \$zz	Right Shift $0 \rightarrow \underline{A7A6 A1A0} \rightarrow \underline{C}$ where $M=(zz)$	0 X X X X X OO 0 X X X X X OO	0 1 0 0 1 0 1 0 0 1 0 0 0 1 1 0	4A 46	1 2	2 5	
		LSR \$zz, X	where M=(zz+(X))	0 × × × × × ○○	<b2> 0 1 0 1 0 1 1 0</b2>	56	2	6	
		LSR \$ hhll	Right Shift 0 → $M7M6$ M1M0 → C where M=(hhII)	0×××××00	<b2> 0 1 0 0 1 1 1 0 <b2></b2></b2>	4E	3	6	
		LSR \$ hhll, X	where M=(hhll+(X))	0 × × × × × ○○	<pre> <b3> 0 1 0 1 1 1 1 0</b3></pre>	5E	3	7	
	Shift	ROL A	Left Shift ← A7A6 A1A0 ← C ←	0xxxxx00	0010 1010	2A	1	2	
U	d S	ROL \$zz	where M=(zz)	0xxxxx00	0010 0110 <b2></b2>	26	2	5	
Operation	e and	ROL \$zz, X	where M(zz+(X)) Left Shift ← M7M6 M1M0 C C	0xxxxx00	0 0 1 1 0 1 1 0 <b2></b2>	36	2	6	
Ö	Rotate	ROL \$ hhll	where M(hhll)	0×××××00	0 0 1 0 1 1 1 0 <b2></b2>	2E	3	6	
	Ľ.	ROL \$ hhll, X	where M(hhll+(X))	0×××××00	<b3> 0 0 1 1 1 1 1 0 <b2> <b3></b3></b2></b3>	ЗE	3	7	
		ROR A	$ \begin{array}{c} \ \ \ \ \ \ \ \ \ \ \ \ \ $	0xxxxx00	0110 1010	6A	1	2	
		ROR \$zz	where M=(zz)	0×××××00	0 1 1 0 0 1 1 0 <b2></b2>	66	2	5	
		ROR \$zz, X	$\left\{\begin{array}{c c} where & M=(zz+(X))\\ \text{Right Shift}_{ } \rightarrow \boxed{M \rightarrow M6 & M1M0}_{\uparrow} \rightarrow \end{array}\right.$	0×××××00	0 1 1 1 0 1 1 0 <b2></b2>	76	2	6	
		ROR \$ hhll	where M=(hhII)	0xxxxx00	0 1 1 0 1 1 1 0 <b2></b2>	6E	3	6	
		ROR \$ hhll, X	where M=(hhll+(X))	0 x x x x x 00	<b3> 0 1 1 1 1 1 1 0 <b2> <b2></b2></b2></b3>	7E	3	7	
		RRF \$zz	M7 M4M3 M0 where M=(zz)	* * * * * * * * *	1 0 0 0 0 0 1 0 <b2></b2>	82	2	8	
	ent	CLB i, A	$(Ai) \leftarrow 0$ where i=0-7	*****	iii1 1011	(1+2i)X10 +B	1	2	
3it	gem	CLB i, \$ zz	$(Mi) \leftarrow 0$ where i=0-7, M=(zz)	*****	iii1 1111 <b2></b2>	(1+2i)X10 +F	2	5	
	Management	SEB i, A SEB i, \$ zz	(Ai) $\leftarrow 1$ where i=0-7 (Mi) $\leftarrow 1$ where i=0-7, M=(zz)	××××××××× ×××××××××	iii0 1011 iii0 1111	2iX10 +B 2iX10	1	2 5	
	2	CLC	$(C) \leftarrow 0$	xxxxxxx0	<b2></b2>	+F 18	1	2	
		SEC	(C) ← 1	X X X X X X X X 1	0011 1000	38	1	2	
		CLD	(D) ← 0	x x x x 0 x x x	1 1 0 1 1 0 0 0	D8		2	
	ting	SED	(D) ← 1	X X X X 1 X X X	1 1 1 1 1 0 0 0	F8	1	2	
	set	CLI	(I) ← 0	xxxxx0xx	0101 1000	58	1	2	
	Flag setting	SEI	(I) ← 1	X X X X X 1 X X	0111 1000	78	1	2	
ī	T	CLT	$(T) \leftarrow 0$	××0×××××	0 0 0 1 0 0 1 0	12	1	2	
		SET	(T) ← 1	X X 1 X X X X X	0011 0010	32	1	2	
		CLV	$(V) \leftarrow 0$	x 0 x x x x x x	1011 1000	B8	1	2	

Parameter						FLAG	INSTR		DDE	BYTE	CYCLE	NOTE		
Classifi	ication	SY	'MBOL		FUNCTION			NVTBDIZC	D7D6D5D4	D3D2D1D0	HEX	NUMBER	NUMBER	NOTE
		BRA	\$ hhll	$(PC) \gets (PC) + 2$	2+Rel			* * * * * * * * *	1000	0000 32>	80	2	4	4
		JMP	\$ hhll	$(PC) \gets hhII$				* * * * * * * * *	0100	1100 32>	4C	3	3	
		JMP	(\$ hhll)	$(PCL) \gets (hhII)$, (PCH) ← (hhll+1)			* * * * * * * * *	0 1 1 0 <b< td=""><td>33> 1100 32></td><td>6C</td><td>3</td><td>5</td><td></td></b<>	33> 1100 32>	6C	3	5	
	dmn	JMP	(\$ zz)	$(PCL) \gets (zz), \ ($	$PCH) \leftarrow (zz+1)$			x x x x x x x x x	1011	33> 0010	B2	2	4	
	٦٢	JSR	\$ hhll	(M(S))←(PCH) (S)←(S) −1, ar	, (S)←(S) −1, (M(S)) ← nd (PC)←hhII	(PCL),		* * * * * * * * *	0 0 1 0 <e< td=""><td>32> 0000 32></td><td>20</td><td>3</td><td>6</td><td></td></e<>	32> 0000 32>	20	3	6	
		JSR	(\$ zz)	(M(S))←(PCH) (S)←(S) −1, (P	, (S)←(S) −1, (M(S))←(CL)←(zz), and (PCH)←	PCL), -(zz+1)		* * * * * * * * *	0000	33> 0010 32>	02	2	7	
		JSR	\\$hhll	(S)←(S)–1, (P	, (S)←(S) −1, (M(S))←(CL)←II, and (РСн)←FI	-		* * * * * * * * *	0010 <e< td=""><td>0010 32></td><td>22</td><td>2</td><td>5</td><td></td></e<>	0010 32>	22	2	5	
		BBC	i, A, \$ hhll	When (Ai)=0 When (Ai)=1	$(PC) \leftarrow (PC)+2+Rel$ $(PC) \leftarrow (PC)+2$	Where	i=0—7	* * * * * * * * *	iii1 <e< td=""><td>0011 32></td><td>(1+2i)x10 +3</td><td>2</td><td>4</td><td>4</td></e<>	0011 32>	(1+2i)x10 +3	2	4	4
L C		BBC	i, \$ zz, \$ hhll	When (Mi)=0 When (Mi)=1	$\begin{array}{l} (PC) \leftarrow (PC) + 3 + Rel \\ (PC) \leftarrow (PC) + 3 \end{array}$	Where	i=0—7	* * * * * * * * *		0111 82>	(1+2i)x10 +7	3	5	4
eturi		BBS	i, A, \$ hhll	When (Ai)=1 When (Ai)=0	$\begin{array}{l} (PC) \leftarrow (PC) \texttt{+2+}Rel \\ (PC) \leftarrow (PC) \texttt{+2} \end{array}$	Where	i=0—7	* * * * * * * * *	iii0	33> 0011 32>	2ix10 +3	2	4	4
Branch and Return		BBS	i, \$ zz, \$ hhll	When (Mi)=1 When (Mi)=0	$(PC) \leftarrow (PC)+3+Rel$ $(PC) \leftarrow (PC)+3$	Where	i=0—7	* * * * * * * * *	iii0 <b <b< td=""><td></td><td>2ix10 +7</td><td>3</td><td>5</td><td>4</td></b<></b 		2ix10 +7	3	5	4
ich a		BCC	\$ hhll	When (C)=0 When (C)=1	$\begin{array}{l} (PC) \leftarrow (PC) {+} 2 {+} Rel \\ (PC) \leftarrow (PC) {+} 2 \end{array}$			****	1001 <b< td=""><td>0000 2></td><td>90</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	90	2	2	4
Bran	Branch	BCS	\$ hhll	When (C)=1 When (C)=0	$\begin{array}{l} (PC) \leftarrow (PC) \texttt{+2+}Rel \\ (PC) \leftarrow (PC) \texttt{+2} \end{array}$			* * * * * * * * *	1011 <b< td=""><td>0000 2></td><td>В0</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	В0	2	2	4
		BNE	\$ hhll	When (Z)=0 When (Z)=1	$\begin{array}{l} (PC) \leftarrow (PC) {+} 2 {+} Rel \\ (PC) \leftarrow (PC) {+} 2 \end{array}$			* * * * * * * * *	1101 <b< td=""><td>0000 2></td><td>D0</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	D0	2	2	4
		BEQ	\$ hhll	When (Z)=1 When (Z)=0	$\begin{array}{l} (PC) \leftarrow (PC) + 2 + Rel \\ (PC) \leftarrow (PC) + 2 \end{array}$			* * * * * * * * *	1 1 1 1 <b< td=""><td>0000 2></td><td>F0</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	F0	2	2	4
		BPL	\$ hhll	When (N)=0 When (N)=1	$\begin{array}{l} (PC) \leftarrow (PC) \texttt{+2+}Rel \\ (PC) \leftarrow (PC) \texttt{+2} \end{array}$			* * * * * * * * *	0001 <b< td=""><td>0000 2></td><td>10</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	10	2	2	4
		BMI	\$ hhll	When (N)=1 When (N)=0	$\begin{array}{l} (PC) \leftarrow (PC) \texttt{+2+Rel} \\ (PC) \leftarrow (PC) \texttt{+2} \end{array}$			* * * * * * * * *	0011 <b< td=""><td>0000 2></td><td>30</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	30	2	2	4
		BVC	\$ hhll	When (V)=0 When (V)=1	$\begin{array}{l} (PC) \leftarrow (PC) \texttt{+2+Rel} \\ (PC) \leftarrow (PC) \texttt{+2} \end{array}$			* * * * * * * * *	0101 <b< td=""><td>0000 2></td><td>50</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	50	2	2	4
		BVS	\$ hhll	When (V)=1 When (V)=0	$\begin{array}{l} (PC) \leftarrow (PC) {+} 2 {+} Rel \\ (PC) \leftarrow (PC) {+} 2 \end{array}$			****	0111 <b< td=""><td>0000 2></td><td>70</td><td>2</td><td>2</td><td>4</td></b<>	0000 2>	70	2	2	4
	Return	RTI		(S)←(S)+1, (P (S)←(S)+1, an	S)←(M(S)), (S)←(S)+1 d (PCH)←(M(S))	, (PCL)←(M(S)),	Previous status in stack	0100	0 0 0 0	40	1	6	
	Ret	RTS		(S)←(S)+1, (P and (PC)←(PC	C∟)←(M(S)), (S)←(S)+ C)+1	1, (PCH)←	-(M(S)),	* * * * * * * * *	0110	0000	60	1	6	
Inter	rrupt	BRK		(B)←1, (PC)←(P (S)←(S)−1, (M('C)+2, (M(S))←(PCH), (S)← S))←(PS), (S)←(S)−1, (I	-(S)–1, (M(S))←1, (PC)	S))←(PCL), ←BADRS	X X X 1 X 1 X X	0000	0000	00	1	7	
Otl	her	NOP		$(PC) \gets (PC) +'$	1			* * * * * * * * *	1 1 1 0	1010	EA	1	2	
Spe	ecial	WIT		Internal clock	source is stopped.			* * * * * * * * *	1100	0 0 1 0	C2	1	2	
		STP		Oscillation is s	topped.			* * * * * * * * *	0100	0010	42	1	2	5

Symbol	Means	Symbol	Means
А	Accumulator	hh	High-order byte of address (0-255)
Ai	Bit i of accumulator	11	Low-order byte of address (0-255)
Х	Index register X	zz	Zero page address (0—255)
Y	Index register Y	nn	Date at (0-255)
М	Memory	i	Data at (0-7)
Mi	Bit i of memory	iii	Data at (0-7)
PS	Processor status register	<b2></b2>	Second byte of instruction
S	Stack Pointer	<b3></b3>	Third byte of instruction
PC	Program counter	Rel	Relative address
PCL	Low-order byte of program counter	BADRS	Break address
PCH	High-order byte of program counter	←	Direction of data transfer
N	Negative flag	()	Contents of register of memory
V	Overflow flag	+	Add
Т	X modified operation mode flag	-	Subtract
В	Break flag	*	Multiplication
D	Decimal mode flag	÷	Division
1	Interrupt disable flag	~	Logical OR
Z	Zero flag	^	Logical AND
С	Carry flag	A	Logical Exclusive OR
#	Immediate mode	-	Negative
\$	Hexadecimal	x	Stable flag after execution
Λ	Special page mode	0	Variable flag after execution

Notes 1: Listed function is when (T) = 0. When (T) = 1, (M(X)) is entered instead of (A) and the cycle number is increased by 3.
2: Ditto. The cycle number is increased by 2.
3: Ditto. The cycle number is increased by 1.
4: The cycle number is increased by 2 when a branch is occurred.
5: If the STP instruction is disabled the cycle number will be 2 (same in operation as two NOPs).

APPENDIX 3. 740 Family list of Instruction Codes

	D3 – D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7 – D4	Hexadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0000	0	BRK	ORA IND, X	JSR ZP, IND	BBS 0, A	_	ORA ZP	ASL ZP	BBS 0, ZP	PHP	ORA IMM	ASL A	SEB 0, A	_	ORA ABS	ASL ABS	SEB 0, ZP
0001	1	BPL	ORA IND, Y	CLT	BBC 0, A	_	ORA ZP, X	ASL ZP, X	BBC 0, ZP	CLC	ORA ABS, Y	DEC A	CLB 0, A	-	ORA ABS, X	ASL ABS, X	CLB 0, ZP
0010	2	JSR ABS	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1, ZP	PLP	AND IMM	ROL A	SEB 1, A	BIT ABS	AND ABS	ROL ABS	SEB 1, ZP
0011	3	BMI	AND IND, Y	SET	BBC 1, A	_	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS, Y	INC A	CLB 1, A	LDM ZP	AND ABS, X	ROL ABS, X	CLB 1, ZP
0100	4	RTI	EOR IND, X	STP (Note)	BBS 2, A	COM ZP	EOR ZP	LSR ZP	BBS 2, ZP	PHA	EOR IMM	LSR A	SEB 2, A	JMP ABS	EOR ABS	LSR ABS	SEB 2, ZP
0101	5	BVC	EOR IND, Y	_	BBC 2, A	_	EOR ZP, X	LSR ZP, X	BBC 2, ZP	CLI	EOR ABS, Y	_	CLB 2, A	_	EOR ABS, X	LSR ABS, X	CLB 2, ZP
0110	6	RTS	ADC IND, X	MUL ZP, X (Note)	BBS 3, A	TST ZP	ADC ZP	ROR ZP	BBS 3, ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABS	ROR ABS	SEB 3, ZP
0111	7	BVS	ADC IND, Y	_	BBC 3, A	_	ADC ZP, X	ROR ZP, X	BBC 3, ZP	SEI	ADC ABS, Y	_	CLB 3, A	_	ADC ABS, X	ROR ABS, X	CLB 3, ZP
1000	8	BRA	STA IND, X	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX ZP	BBS 4, ZP	DEY	_	ТХА	SEB 4, A	STY ABS	STA ABS	STX ABS	SEB 4, ZP
1001	9	BCC	STA IND, Y	_	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4, ZP	TYA	STA ABS, Y	TXS	CLB 4, A	_	STA ABS, X	_	CLB 4, ZP
1010	А	LDY IMM	LDA IND, X	LDX IMM	BBS 5, A	LDY ZP	LDA ZP	LDX ZP	BBS 5, ZP	TAY	LDA IMM	ТАХ	SEB 5, A	LDY ABS	LDA ABS	LDX ABS	SEB 5, ZP
1011	В	BCS	LDA IND, Y	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	BBC 5, ZP	CLV	LDA ABS, Y	TSX	CLB 5, A	LDY ABS, X	LDA ABS, X	LDX ABS, Y	CLB 5, ZP
1100	с	CPY IMM	CMP IND, X	WIT	BBS 6, A	CPY ZP	CMP ZP	DEC ZP	BBS 6, ZP	INY	CMP IMM	DEX	SEB 6, A	CPY ABS	CMP ABS	DEC ABS	SEB 6, ZP
1101	D	BNE	CMP IND, Y	_	BBC 6, A	_	CMP ZP, X	DEC ZP, X	BBC 6, ZP	CLD	CMP ABS, Y	_	CLB 6, A	_	CMP ABS, X	DEC ABS, X	CLB 6, ZP
1110	E	CPX IMM	SBC IND, X	DIV ZP, X (Note)	BBS 7, A	CPX ZP	SBC ZP	INC ZP	BBS 7, ZP	INX	SBC IMM	NOP	SEB 7, A	CPX ABS	SBC ABS	INC ABS	SEB 7, ZP
1111	F	BEQ	SBC IND, Y	_	BBC 7, A	_	SBC ZP, X	INC ZP, X	BBC 7, ZP	SED	SBC ABS, Y	_	CLB 7, A	_	SBC ABS, X	INC ABS, X	CLB 7, ZP

Note: Some products unuse these instructions.

3-byte instruction

2-byte instruction

1-byte instruction

Refer to the related section because the clock control instruction and multiplication and division instruction depend on products. **MEMORANDUM**

740 Family Software Manual

Publication Data : Rev.1.00 Aug 29, 1997 Rev.2.00 Nov 14, 2006 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

740 Family Software Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan