### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





8

# 3886 Group

User's Manual MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES



New publication, 2000.09

#### Keep safety first in your circuit designs!

 Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Rev. No.	Revision Description	Rev. date
1.0	First Edition	990215
2.0	•Explanations of "1. Organization" of "BEFORE USING THIS MANUAL" are partly revised.	000922
	<ul> <li>Page 1-2; Explanations of "          Power dissipation" of "FEATURES" are partly eliminated.</li> </ul>	
	•Page 1-2; Explanations of "•Memory expansion possible" of "FEATURES" are partly revised.	
	●Page 1-2; Value of "●Program/Erase voltage" of " <flash memory="" mode="">" is revised.</flash>	
	•Page 1-2; "Operating temperature range" of " <flash memory="" mode="">" is added.</flash>	
	<ul> <li>Page 1-2; Explanations of "■Notes" are partly revised.</li> </ul>	
	<ul> <li>Page 1-2; Explanations of "APPLICATION" are partly added.</li> </ul>	
	•Page 1-3; Product name and note into Figure 1 are partly added.	
	•Page 1-3; Note into Figure 2 is added.	
	•Page 1-4; Figure 3 is added.	
	•Page 1-5; Figure 4 is partly revised.	
	•Page 1-8; Figure 5 is partly revised.	
	<ul> <li>Page 1-9; Explanations of "Packages" are partly added.</li> </ul>	
	•Page 1-9; Figure 6 is partly revised.	
	•Page 1-9; Table 3 is partly added.	
	•Page 1-13; Figure 9 is partly revised.	
	•Page 1-14; Notes into Figure 10 are partly revised.	
	•Page 1-16; "Related SFRs" of "P42/INT0/OBF00, P43/INT1/OBF01" into Table 6 are partly	
	added.	
•	•Page 1-42; "[Port Control Register 2 (PCTL2)]" are added.	
	•Page 1-46; Explanations of "Bit 5" of "[I <sup>2</sup> c Clock Control Register (S2)]" are partly revised.	
	•Page 1-48; Bit name of bit 4 of "[I <sup>2</sup> c Status Register (S1)]" is revised.	
	•Page 1-49; Bit name of bit 4 into Figure 41 is revised.	
	•Page 1-54; Explanations of "(3) RESTART condition generating procedure" are partly revised.	
	•Page 1-54; "(6) STOP condition input at 7th clock pulse" is added.	
	•Page 1-54; "(7) ES0 bit switch" is added.	
	•Page 1-55; Figure 50 is partly revised.	

#### 3886 GROUP USER'S MANUAL

Rev. No.	Revision Description	Rev. date
2.0	•Page 1-55; Figure 50 is partly revised.	000922
	<ul> <li>Page 1-60; Explanations of "RESET CIRCUIT" are partly revised.</li> </ul>	
	•Page 1-60; Explanations of note into Figure 57 are added.	
	•Page 1-63; Note 2 into Figure 62 is added.	
	•Page 1-64; Figure 63 is partly revised.	
	<ul> <li>Page 1-65; Explanations of "PROCESSOR MODE" are partly revised.</li> </ul>	
	<ul> <li>Page 1-65; Explanations of "(2) Memory expansion mode" are partly added.</li> </ul>	
	•Page 1-65; Explanations of "(3) Microprocessor mode" are partly revised.	
	<ul> <li>Page 1-65; Explanations into Figure 64 are partly eliminated.</li> </ul>	
	•Page 1-65; Note into Figure 65 is partly revised.	
	•Page 1-66; Explanations of "BUS CONTROL AT MEMORY EXPANSION" are partly revised.	
	<ul> <li>Page 1-69; Explanations of CNVss into Table 22 are partly revised.</li> </ul>	
	•Page 1-70; Figure 68 is partly revised.	
	•Page 1-78; Figure 74 is partly revised.	
	<ul> <li>Page 1-79; Explanations of CNVss into Table 27 are partly revised.</li> </ul>	
	•Page 1-83; Note is added.	
	•Page 1-85; Explanations of "Functional Outline" of "(3) Flash memory mode 3 (CPU reprogram	
	-ming mode)" are partly added.	
	•Page 1-85; Note into Figure 81 is partly eliminated.	
	●Page 1-86; Explanations of " <beginning procedure="">" of "●CPU reprogramming mode operation</beginning>	
	procedure" are partly eliminated.	
	•Page 1-86; Figure 83 is partly revised.	
	<ul> <li>Page 1-89; Explanations of "A-D Converter" of "NOTES ON PROGRAMMING" are partly</li> </ul>	
	eliminated.	
	<ul> <li>Page 1-90; Explanations of "Handling of Power Source Pins" of "NOTES ON USAGE" are</li> </ul>	
	partly revised.	
	<ul> <li>Page 1-90; "Erasing of Flash memory version" is added.</li> </ul>	

Rev. No.	Revision Description	Rev. date
2.0	•Page 1-90; Explanations of "DATA REQUIRED FOR One Time PROM PROGRAMMING	000922
	ORDERS" are partly added.	
	•Page 1-91; "Interrupt" of "FUNCTIONAL DESCRIPTION SUPPLEMENT" is eliminated.	
	•Page 1-91; "Timing After Interrupt" of "FUNCTIONAL DESCRIPTION SUPPLEMENT" is	
	eliminated.	
	•"2.2 Interrupt" is added.	
	•"2.8 D-A converter" is added.	
	•"2.12 Clock generating circuit" is added.	
	•"2.13 Standby function" is added.	
	•"2.15 Flash memory" is added.	
	•Page 2-4; Bit attributes into Figure 2.1.4 are partly revised.	
	•Page 2-4; Bit attributes into Figure 2.1.5 are partly revised.	
	•Page 2-5; Explanations of "2.1.3 Port P4/P7 input register" are partly added.	
	•Page 2-6; Explanations of "•Reason" of "(1) Notes in stand-by state" are partly revised.	
	•Page 2-7; Explanations of "@Input ports" and "③I/O ports" of "(1) Terminate unused pins" are	
	partly revised.	
	•Page 2-24; Figure 2.3.1 is partly revised.	
	•Page 2-27; Figure 2.3.6 is added.	
	•Page 2-31; Figure 2.3.12 is partly revised.	
	•Page 2-32; Figure 2.3.13 is partly revised.	
	•Page 2-41; Explanations of "2.3.4 Notes on timer" are partly revised.	
	•Page 2-75; Explanations of "(7) Transmit interrupt request when transmit enable bit is set" are	
	partly revised.	
	•Page 2-75; "(8) Transmit data writing" is added.	
	•Page 2-87; Clause name and explanations of "2.5.6 I <sup>2</sup> C-BUS communication usage example"	
	are partly revised.	
	•Page 2-88; Figure 2.5.17 is partly revised.	
	•Page 2-104; Explanations of "(2) Procedure for generating START condition" are partly added.	

Rev. No.	Revision Description	Rev. date
2.0	•Page 2-104; Sub clause name and explanations of "(3) Procedure for generating RESTART	000922
	condition" are partly revised.	
	•Page 2-105; Explanations of "(6) STOP condition input at 7th clock pulse" are partly revised.	
	•Page 2-105; Clause of "Notes on programming for SMBUS interface" in Rev.1.0 is eliminated.	
	•Page 2-118; Explanations of note into Figure 2.7.9 are partly revised.	
	•Page 2-120; Explanations of "(2) A-D converter power source pin" of "2.7.4 Notes on A-D	
	converter" are partly eliminated.	
	•Page 2-120; Explanations of "(3) Clock frequency during A-D conversion" are partly eliminated.	
	•Page 2-128; Figure 2.9.1 is partly revised.	
	•Page 2-129; Figure 2.9.3 is partly revised.	
	•Page 2-132; Figure 2.9.8 is added.	
	•Page 2-138; Figure 2.10.3 is partly revised.	
	•Page 2-139; Figure 2.10.4 is partly revised.	
	•Page 2-141; Figure 2.11.2 is partly revised.	
	•Page 2-150; Explanations of "(3) Notes on using stop mode" are partly revised.	
	•Page 2-154; Figure 2.14.2 is partly revised.	
	•Page 2-156; Figure 2.14.4 is partly revised.	
	•Page 2-156; Figure 2.14.5 is partly revised.	
	•Page 2-157; Figure 2.14.6 is partly revised.	
	•Page 2-160; Figure 2.14.9 is partly revised.	
	•Page 2-160; Figure 2.14.10 is partly revised.	
	•Page 2-161; Figure 2.14.11 is partly revised.	
	•Page 2-165; Table 2.15.2 is partly revised.	
	<ul> <li>Paragraph of "Mask ROM confirmation" in Rev.1.0 is eliminated.</li> </ul>	
	<ul> <li>Paragraph of "ROM programming confirmation form" in Rev.1.0 is eliminated.</li> </ul>	
	<ul> <li>Paragraph of "Mark specification form" in Rev.1.0 is eliminated.</li> </ul>	

Rev. No.	Revision Description	Rev. date
2.0	For the mask ROM confirmation form, the ROM programming confirmation form, and the	000922
	mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage.	
	*Data required for ROM orders	
	(mask ROM confirmation forms, ROM programming confirmation forms)	
	http://www.infomicom.mesc.co.jp/38000/38ordere.htm	
	*Mark specification forms	
	http://www.infomicom.mesc.co.jp/mela/markform.htm	
	•Page 3-8; Limit of tw(RESET) into Table 3.1.11 is revised.	
	•Page 3-9; Limit of tw(RESET) into Table 3.1.12 is revised.	
	•Page 3-18; Figure 3.2.1 is partly revised.	
	•Page 3-18; Figure 3.2.2 is revised.	
	•Page 3-19; Figure 3.2.3 is revised.	
	•Page 3-19; Figure 3.2.4 is revised.	
	•Page 3-20; Figure 3.2.5 is revised.	
	•Page 3-20; Figure 3.2.6 is revised.	
	•Page 3-21; Figure 3.2.7 is revised.	
	•Page 3-24; Figure 3.2.12 is partly revised.	
	•Page 3-28; Explanations of "■Reason" of "(1) Notes in stand-by state" of "3.3.1 Notes on input	
	and output pins" are partly added.	
	•Page 3-29; Explanations of "@Input ports" of "(1) Terminate unused pins" of "3.3.2 Termination	
	of unused pins" is partly revised.	
	•Page 3-29; Explanations of "③I/O ports" of "(1) Terminate unused pins" of "3.3.2 Termination	
	of unused pins" is partly revised.	
	•Page 3-30; Sub clause of "Setting of interrupt request bit and interrupt enable bit" in Rev. 1.0 is	5
	eliminated.	
	•Page 3-31; "(3) Change of relevant register setting" of "3.3.3 Notes on interrupts" is added.	
	•Page 3-34; Explanations of "(5) Data transmission control with referring to transmit shift	
	register completion flag" are partly added.	

	Rev. date
mit enable bit is set" are	000922
lition using multi-master"	
condition" are partly	
aster" is eliminated.	
e" are partly added.	
partly revised.	
n" are partly revised.	
partly revised.	
J.	

### Preface

This user's manual describes Mitsubishi's CMOS 8bit microcomputers 3886 Group.

After reading this manual, the user should have a through knowledge of the functions and features of the 3886 Group, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

For details of software, refer to the "740 Family Software Manual."

For details of development support tools, refer to the "Mitsubishi Microcomputer Development Support Tools" Homepage (http://www.tool-spt.mesc.co.jp/index\_e.htm).

### **BEFORE USING THIS MANUAL**

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. Chapter 3 also includes necessary information for systems development. You must refer to that chapter.

#### 1. Organization

#### • CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

#### • CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers.

#### • CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the notes, and the list of registers.

\*For the mask ROM confirmation form, the ROM programming confirmation form, and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.mesc.co.jp/).

#### 2. Structure of register

The figure of each register structure describes its functions, contents at reset, and attributes as follows :

b7 b6 b5 b4 b3 b2 b1 b	0	Bits Contents immediately	Bit attribu	ote 2) Ites	
0	] СРÚ	mode register (CPUM) [Address :	3B16]		
	В	Name	Function	At reset	RW
		Processor mode bits	0 00 0 1 : 1 0 : 1 0 : 1 0 : Not available		000
	- 2	Stack page selection bit	11: J 0:0page 1:1page	0	0.0
		Nothing arranged for these bits. Th bits. When these bits are read out,		0	0 ×
	- 5	Fix this bit to "0."		1	0.0
L	- 6	Main clock (XIN-XOUT) stop bit	0 : Operating 1 : Stopped	*	0.0
L	7	Internal system clock selection bit	0 : XIN-XOUT selected 1 : XCIN-XCOUT selected	*	00
0"0" 1"1" ? Und	nmedia at reset at reset defined	tely after reset release	e	espondii	ng function
Note 2: Bit attribute		The attributes of control register bits only and read and write. In the figure			
	0	Read enabled	VWrite )Write enabled KWrite disabled		

## **Table of contents**

#### CHAPTER 1 HARDWARE

DESCRIPTION	1-2
FEATURES	1-2
APPLICATION	1-2
PIN CONFIGURATION	1-3
FUNCTIONAL BLOCK	1-5
PIN DESCRIPTION	1-6
PART NUMBERING	1-8
GROUP EXPANSION	1-9
Memory Type	
Memory Size	
Packages	
FUNCTIONAL DESCRIPTION	1-10
Central Processing Unit (CPU)	1-10
Memory	1-14
I/O Ports	1-16
Interrupts	1-23
Key Input Interrupt (key-on Wake Up)	1-27
Timers	1-28
Serial I/O	1-30
Pulse Width Modulation (PWM) Output Circuit	1-36
Bus Interface	
Multi-master I <sup>2</sup> C-BUS Interface	1-44
A-D Converter	1-55
D-A Converter	1-57
Comparator Circuit	1-58
Watchdog Timer	
Reset Circuit	
Clock Generating Circuit	
Processor Mode	
Bus Control at Memory Expansion	
EPROM Mode	
Flash Memory Mode	
NOTES ON PROGRAMMING	
NOTES ON USAGE	
DATA REQUIRED FOR MASK ORDERS	
DATA REQUIRED FOR ONE TIME PROM PROGRAMMING ORDERS	
FUNCTIONAL DESCRIPTION SUPPLEMENT	

#### CHAPTER 2 APPLICATION

2.1 I/O port	
2.1.1 Memory map	
2.1.2 Relevant registers	
2.1.3 Port P4/P7 input register	2-5
2.1.4 Handling of unused pins	
2.1.5 Notes on input and output pins	
2.1.6 Termination of unused pins	2-7

2.2 Interrupt	2-8
2.2.1 Memory map	
2.2.2 Relevant registers	
2.2.3 Interrupt source	
2.2.4 Interrupt operation	
2.2.5 Interrupt control	
2.2.6 INT interrupt	
2.2.7 Key input interrupt	
2.2.8 Notes on interrupts	
2.3 Timer	
2.3.1 Memory map	2-24
2.3.2 Relevant registers	2-24
2.3.3 Timer application examples	2-30
2.3.4 Notes on timer	2-41
2.4 Serial I/O	2-42
2.4.1 Memory map	2-42
2.4.2 Relevant registers	2-43
2.4.3 Serial I/O connection examples	2-50
2.4.4 Setting of serial I/O transfer data format	2-52
2.4.5 Serial I/O application examples	2-53
2.4.6 Notes on serial I/O	
2.5 Multi-master I <sup>2</sup> C-BUS interface	2-76
2.5.1 Memory map	2-76
2.5.2 Relevant registers	2-76
2.5.3 I <sup>2</sup> C-BUS overview	2-83
2.5.4 Communication format	
2.5.5 Synchronization and Arbitration lost	2-85
2.5.6 I <sup>2</sup> C-BUS communication usage example	2-87
2.5.7 Notes on multi-master I <sup>2</sup> C-BUS interface	2-103
2.6 PWM	2-106
2.6.1 Memory map	
2.6.2 Relevant registers	
2.6.3 PWM application example	
2.6.4 Notes on PWM	
2.7 A-D converter	
2.7.1 Memory map	
2.7.2 Relevant registers	
2.7.3 A-D converter application examples	
2.7.4 Notes on A-D converter	
2.8 D-A Converter	
2.8.1 Memory map	
2.8.2 Relevant registers	
2.8.3 D-A converter application example	
2.8.4 Notes on D-A converter	
2.9 Bus interface	
2.9.1 Memory map	
2.9.2 Relevant registers	
2.9.3 Bus interface overview	
2.9.4 Input/Output operation	
2.9.5 Relevant registers setting	
2.10 Watchdog timer	
2.10.1 Memory map	2-137

#### Table of contents

2.10.2 Relevant registers	2-137
2.10.3 Watchdog timer application examples	2-139
2.10.4 Notes on watchdog timer	2-140
2.11 Reset	2-141
2.11.1 Connection example of reset IC	2-141
2.11.2 Notes on RESET pin	
2.12 Clock generating circuit	2-143
2.12.1 Relevant registers	2-143
2.12.2 Clock generating circuit application example	2-144
2.13 Standby function	2-147
2.13.1 Stop mode	2-147
2.13.2 Wait mode	2-151
2.14 Processor mode	2-154
2.14.1 Memory map	2-154
2.14.2 Relevant registers	2-154
2.14.3 Processor mode usage examples	2-155
2.15 Flash memory	2-162
2.15.1 Overview	2-162
2.15.2 Memory map	2-162
2.15.3 Relevant registers	2-163
2.15.4 Parallel I/O mode	2-164
2.15.5 Serial I/O mode	
2.15.6 CPU reprogramming mode	2-166
2.15.7 Flash memory mode application examples	2-167
2.15.8 Notes on CPU reprogramming mode	2-176

#### CHAPTER 3 APPENDIX

3.1 Electrical characteristics	
3.1.1 Absolute maximum ratings	
3.1.2 Recommended operating conditions	3-3
3.1.3 Electrical characteristics	
3.1.4 A-D converter characteristics	3-7
3.1.5 D-A converter characteristics	
3.1.6 Comparator characteristics	
3.1.7 Timing requirements	
3.1.8 Timing requirements for system bus interface	
3.1.9 Switching characteristics	
3.1.10 Switching characteristics for system bus interface	
3.1.11 Timing requirements in memory expansion mode and microprocessor mode	
3.1.12 Switching characteristics in memory expansion mode and microprocessor mode	
3.1.13 Multi-master I <sup>2</sup> C-BUS bus line characteristics	
3.2 Standard characteristics	
3.2.1 Power source current characteristic examples	
3.2.2 Port standard characteristic examples	
3.2.3 Input port standard characteristic examples	
3.2.4 A-D conversion standard characteristics	
3.2.5 D-A conversion standard characteristics	
3.3 Notes on use	
3.3.1 Notes on input and output pins	3-28
3.3.2 Termination of unused pins	
3.3.3 Notes on interrupts	
3.3.4 Notes on timer	3-31

3.3.5 Notes on serial I/O	
3.3.6 Notes on multi-master I <sup>2</sup> C-BUS interface	
3.3.7 Notes on PWM	
3.3.8 Notes on A-D converter	
3.3.9 Notes on D-A converter	
3.3.10 Notes on watchdog timer	3-38
3.3.11 Notes on RESET pin	3-38
3.3.12 Notes on CPU reprogramming mode	
3.3.13 Notes on using stop mode	3-38
3.3.14 Notes on wait mode	3-39
3.3.15 Notes on low-speed operation mode	
3.3.16 Notes on restarting oscillation	
3.3.17 Notes on programming	
3.3.18 Programming and test of built-in PROM version	
3.3.19 Notes on built-in PROM version	
3.4 Countermeasures against noise	
3.4.1 Shortest wiring length	
3.4.2 Connection of bypass capacitor across Vss line and Vcc line	
3.4.3 Wiring to analog input pins	
3.4.4 Oscillator concerns	
3.4.5 Setup for I/O ports	
3.4.6 Providing of watchdog timer function by software	
3.5 List of registers	
3.6 Package outline	
3.7 Machine instructions	
3.8 List of instruction code	
3.9 SFR memory map	
3.10 Pin configurations	3-89

# List of figures

#### CHAPTER 1 HARDWARE

Fig. 1 M38867M8A-XXXHP, M38867E8AHP pin configuration	1-3
Fig. 2 M38867E8AFS pin configuration	1-3
Fig. 3 M38869MFA-XXXGP/HP, M38869FFAGP/HP pin configuration	1-4
Fig. 4 Functional block diagram	1-5
Fig. 5 Part numbering	1-8
Fig. 6 Memory expansion plan	
Fig. 7 740 Family CPU register structure	
Fig. 8 Register push and pop at interrupt generation and subroutine call	. 1-11
Fig. 9 Structure of CPU mode register	
Fig. 10 Memory map diagram	
Fig. 11 Memory map of special function register (SFR)	. 1-15
Fig. 12 Port block diagram (1)	
Fig. 13 Port block diagram (2)	. 1-19
Fig. 14 Port block diagram (3)	. 1-20
Fig. 15 Port block diagram (4)	
Fig. 16 Structure of port I/O related registers	. 1-22
Fig. 17 Interrupt control	
Fig. 18 Structure of interrupt-related registers (1)	
Fig. 19 Structure of interrupt-related registers (2)	. 1-26
Fig. 20 Connection example when using key input interrupt and port P3 block diagram	
Fig. 21 Structure of timer XY mode register	. 1-28
Fig. 22 Block diagram of timer X, timer Y, timer 1, and timer 2	. 1-29
Fig. 23 Block diagram of clock synchronous serial I/O1	. 1-30
Fig. 24 Operation of clock synchronous serial I/O1 function	. 1-30
Fig. 25 Block diagram of UART serial I/O1	
Fig. 26 Operation of UART serial I/O1 function	
Fig. 27 Structure of serial I/O1 control registers	
Fig. 28 Structure of serial I/O2 control register	
Fig. 29 Block diagram of serial I/O2 function	
Fig. 30 Timing of serial I/O2 function	
Fig. 31 PWM block diagram (PWM0)	
Fig. 32 PWM timing	
Fig. 33 14-bit PWM timing (PWM0)	
Fig. 34 Interrupt request circuit of data bus buffer	
Fig. 35 Structure of bus interface related register	. 1-40
Fig. 36 Bus interface device block diagram	
Fig. 37 Block diagram of multi-master I <sup>2</sup> C-BUS interface	
Fig. 38 Structure of I <sup>2</sup> C address register	
Fig. 39 Structure of I <sup>2</sup> C clock control register	
Fig. 40 Structure of I <sup>2</sup> C control register	
Fig. 41 Structure of I <sup>2</sup> C status register	
Fig. 42 Interrupt request signal generating timing	
Fig. 43 START condition generating timing diagram	
Fig. 44 STOP condition generating timing diagram	
Fig. 45 START condition detecting timing diagram	. 1-50

Fig.	46	STOP condition detecting timing diagram	1-50
Fig.	47	Structure of I <sup>2</sup> C START/STOP condition control register	1-52
Fig.	48	Address data communication format	1-52
Fig.	49	Structure of AD/DA control register	1-55
Fig.	50	Structure of 10-bit A-D mode reading	1-55
		Block diagram of A-D converter	
Fig.	52	Block diagram of D-A converter	1-57
Fig.	53	Equivalent connection circuit of D-A converter (DA1)	1-57
Fig.	54	Comparator circuit	1-58
Fig.	55	Block diagram of Watchdog timer	1-59
Fig.	56	Structure of Watchdog timer control register	1-59
		Reset circuit example	
Fig.	58	Reset sequence	1-60
Fig.	59	Internal status at reset	1-61
Fig.	60	Ceramic resonator circuit	1-62
Fig.	61	External clock input circuit	1-62
Fig.	62	System clock generating circuit block diagram (Single-chip mode)	1-63
Fig.	63	State transitions of system clock	1-64
Fig.	64	Memory maps in various processor modes	1-65
Fig.	65	Structure of CPU mode register	1-65
Fig.	66	ONW function timing	1-66
Fig.	67	Programming and testing of One Time PROM version	1-67
Fig.	68	Pin connection of M38869FFAHP/GP when operating in parallel input/output mode	1-70
-		Read timing	
Fig.	70	Timings during reading	1-72
Fig.	71	Input/output timings during programming (Verify data is output at the same timin	-
		for read.)	
Fig.	72	Input/output timings during erasing (verify data is output at the same timing a	
		read.)	
-		Programming/Erasing algorithm flow chart	
-		Pin connection of M38869FFAHP/GP when operating in serial I/O mode	
		Timings during reading	
		Timings during programming	
-		Timings during program verify	
-		Timings at erasing	
		Timings during erase verify	
		Timings at error checking	
		Flash memory control register bit configuration	
		Flash command register bit configuration	
-		CPU mode register bit configuration in CPU rewriting mode	
-		Flowchart of program/erase operation at CPU reprogramming mode	
•		A-D conversion equivalent circuit	
Fig.	86	A-D conversion timing chart	1-92

#### CHAPTER 2 APPLICATION

Fig. 2.1.1 Memory map of registers relevant to I/O port	2-2
Fig. 2.1.2 Structure of Port Pi (i = 0 to 8)	2-3
Fig. 2.1.3 Structure of Port Pi direction register (i = 0 to 8)	2-3
Fig. 2.1.4 Structure of Port control register 1	2-4
Fig. 2.1.5 Structure of Port control register 2	2-4
Fig. 2.2.1 Memory map of registers relevant to interrupt	2-8

#### List of figures

Fig. 2.2.2 Structure of Port control register 2	2-8
Fig. 2.2.3 Structure of Interrupt source selection register	
Fig. 2.2.4 Structure of Interrupt edge selection register	
Fig. 2.2.5 Structure of Interrupt request register 1	
Fig. 2.2.6 Structure of Interrupt request register 2	
Fig. 2.2.7 Structure of Interrupt control register 1	
Fig. 2.2.8 Structure of Interrupt control register 2	
Fig. 2.2.9 Interrupt operation diagram	
Fig. 2.2.10 Changes of stack pointer and program counter upon acceptance of interrupt request2	
Fig. 2.2.11 Time up to execution of interrupt processing routine	
Fig. 2.2.12 Timing chart after acceptance of interrupt request2	
Fig. 2.2.13 Interrupt control diagram	
Fig. 2.2.14 Example of multiple interrupts2	
Fig. 2.2.15 Connection example and port P3 block diagram when using key input interrupt 2	
Fig. 2.2.16 Registers setting relevant to key input interrupt (corresponding to Figure 2.2.15)2	
Fig. 2.2.17 Sequence of switching detection edge2	
Fig. 2.2.18 Sequence of check of interrupt request bit2	2-22
Fig. 2.2.19 Sequence of changing relevant register2	2-23
Fig. 2.3.1 Memory map of registers relevant to timers2	2-24
Fig. 2.3.2 Structure of Prescaler 12, Prescaler X, Prescaler Y	2-24
Fig. 2.3.3 Structure of Timer 1	2-25
Fig. 2.3.4 Structure of Timer 2, Timer X, Timer Y	2-25
Fig. 2.3.5 Structure of Timer XY mode register	2-26
Fig. 2.3.6 Structure of Port control register 22	
Fig. 2.3.7 Structure of Interrupt request register 1	
Fig. 2.3.8 Structure of Interrupt request register 2	
Fig. 2.3.9 Structure of Interrupt control register 1	
Fig. 2.3.10 Structure of Interrupt control register 2	
Fig. 2.3.11 Timers connection and setting of division ratios	
Fig. 2.3.12 Relevant registers setting	
Fig. 2.3.13 Control procedure	
Fig. 2.3.14 Peripheral circuit example	
Fig. 2.3.15 Timers connection and setting of division ratios	
Fig. 2.3.16 Relevant registers setting	
Fig. 2.3.17 Control procedure	
Fig. 2.3.18 Judgment method of valid/invalid of input pulses	
Fig. 2.3.19 Relevant registers setting	
Fig. 2.3.20 Control procedure	
Fig. 2.3.21 Timers connection and setting of division ratios	
Fig. 2.3.22 Relevant registers setting	
Fig. 2.3.23 Control procedure	
Fig. 2.4.1 Memory map of registers relevant to Serial I/O	
Fig. 2.4.2 Structure of Transmit/Receive buffer register	
Fig. 2.4.3 Structure of Serial I/O status register	
Fig. 2.4.4 Structure of Serial I/O1 control register	
Fig. 2.4.5 Structure of UART control register	
Fig. 2.4.6 Structure of Baud rate generator	
Fig. 2.4.7 Structure of Serial I/O2 control register	
Fig. 2.4.8 Structure of Serial I/O2 register	
Fig. 2.4.9 Structure of Interrupt source selection register	
Fig. 2.4.10 Structure of Interrupt edge selection register	
Fig. 2.4.11 Structure of Interrupt request register 12	2-48

Fig. 2.4.12 Structure of Interrupt request register 2	
Fig. 2.4.13 Structure of Interrupt control register 1	
Fig. 2.4.14 Structure of Interrupt control register 2	
Fig. 2.4.15 Serial I/O connection examples (1)	
Fig. 2.4.16 Serial I/O connection examples (2)	
Fig. 2.4.17 Serial I/O transfer data format	
Fig. 2.4.18 Connection diagram	
Fig. 2.4.19 Timing chart	
Fig. 2.4.20 Registers setting relevant to transmitting side	
Fig. 2.4.21 Registers setting relevant to receiving side	
Fig. 2.4.22 Control procedure of transmitting side	
Fig. 2.4.23 Control procedure of receiving side	
Fig. 2.4.24 Connection diagram	
Fig. 2.4.25 Timing chart	
Fig. 2.4.26 Registers setting relevant to Serial I/O1	
Fig. 2.4.27 Setting of serial I/O1 transmission data	
Fig. 2.4.28 Control procedure of Serial I/O1	
Fig. 2.4.29 Registers setting relevant to Serial I/O2	
Fig. 2.4.30 Setting of serial I/O2 transmission data	
Fig. 2.4.31 Control procedure of Serial I/O2	
Fig. 2.4.32 Connection diagram	
Fig. 2.4.33 Timing chart	
Fig. 2.4.34 Relevant registers setting	
Fig. 2.4.35 Control procedure of master unit	
Fig. 2.4.36 Control procedure of slave unit	
Fig. 2.4.37 Connection diagram (Communication using UART)	
Fig. 2.4.38 Timing chart (using UART)	
Fig. 2.4.39 Registers setting relevant to transmitting side	
Fig. 2.4.40 Registers setting relevant to receiving side	
Fig. 2.4.41 Control procedure of transmitting side	
Fig. 2.4.42 Control procedure of receiving side	
Fig. 2.4.43 Sequence of setting serial I/O1 control register again	
Fig. 2.5.1 Memory map of registers relevant to I <sup>2</sup> C-BUS interface	
Fig. 2.5.2 Structure of I <sup>2</sup> C data shift register	
Fig. 2.5.3 Structure of I <sup>2</sup> C address register	
Fig. 2.5.4 Structure of I <sup>2</sup> C status register	
Fig. 2.5.5 Structure of I <sup>2</sup> C control register	
Fig. 2.5.6 Structure of I <sup>2</sup> C clock control register	
Fig. 2.5.7 Structure of I <sup>2</sup> C START/STOP condition control register	2-80
Fig. 2.5.8 Structure of Interrupt source selection register	2-80
Fig. 2.5.9 Structure of Interrupt request register 1	
Fig. 2.5.10 Structure of Interrupt request register 2	2-81
Fig. 2.5.11 Structure of Interrupt control register 1	
Fig. 2.5.12 Structure of Interrupt control register 2	2-82
Fig. 2.5.13 I <sup>2</sup> C-BUS connection structure	2-83
Fig. 2.5.14 I <sup>2</sup> C-BUS communication format example	2-84
Fig. 2.5.15 RESTART condition of master reception	2-85
Fig. 2.5.16 SCL waveforms when synchronizing clocks	2-86
Fig. 2.5.17 Initial setting example	
Fig. 2.5.18 Read Word protocol communication as I <sup>2</sup> C-BUS master device	2-89
Fig. 2.5.18 Read Word protocol communication as I <sup>2</sup> C-BUS master device Fig. 2.5.19 Generating of START condition and transmission process of slave address + write bit Fig. 2.5.20 Transmission process of command	2-89 2-90

#### List of figures

Fig. 2.5.21 Transmission process of RESTART condition and slave address + read bi	
Fig. 2.5.22 Reception process of lower data Fig. 2.5.23 Reception process of upper data	
Fig. 2.5.24 Generating of STOP condition	
Fig. 2.5.25 Communication example as slave device	
Fig. 2.5.26 Reception process of START condition and slave address	
Fig. 2.5.27 Reception process of command	
Fig. 2.5.28 Reception process of RESTART condition and slave address	
Fig. 2.5.29 Transmission process of lower data	
Fig. 2.5.30 Transmission process of upper data	
Fig. 2.5.31 Reception of STOP condition	
Fig. 2.6.1 Memory map of registers relevant to PWM	.2-106
Fig. 2.6.2 Structure of Port control register 1	.2-107
Fig. 2.6.3 Structure of PWM0H register	.2-108
Fig. 2.6.4 Structure of PWM0L register	
Fig. 2.6.5 Structure of PWM1H register	
Fig. 2.6.6 Structure of PWM1L register	
Fig. 2.6.7 Structure of AD/DA control register	
Fig. 2.6.8 Connection diagram	
Fig. 2.6.9 Relevant registers setting	
Fig. 2.6.10 Control procedure	
Fig. 2.6.11 PWM <sub>0</sub> output	
Fig. 2.7.1 Memory map of registers relevant to A-D converter	
Fig. 2.7.2 Structure of AD/DA control register Fig. 2.7.3 Structure of A-D conversion register 1	
Fig. 2.7.4 Structure of A-D conversion register 2	
Fig. 2.7.5 Structure of Interrupt source selection register	
Fig. 2.7.6 Structure of Interrupt request register 2	
Fig. 2.7.7 Structure of Interrupt control register 2	
Fig. 2.7.8 Connection diagram	
Fig. 2.7.9 Relevant registers setting	
Fig. 2.7.10 Control procedure for 8-bit read	
Fig. 2.7.11 Control procedure for 10-bit read	
Fig. 2.8.1 Memory map of registers relevant to D-A converter	
Fig. 2.8.2 Structure of Port P5 direction register	. 2-122
Fig. 2.8.3 Structure of AD/DA control register	. 2-122
Fig. 2.8.4 Structure of D-Ai converter register	. 2-123
Fig. 2.8.5 Peripheral circuit example	.2-124
Fig. 2.8.6 Speaker output example	
Fig. 2.8.7 Relevant registers setting	
Fig. 2.8.8 Control procedure	
Fig. 2.9.1 Memory map of registers relevant to bus interface	
Fig. 2.9.2 Structure of Data bus buffer register i	
Fig. 2.9.3 Structure of Data bus buffer status register i	
Fig. 2.9.4 Structure of Data bus buffer control register	
Fig. 2.9.5 Structure of Interrupt source selection register	
Fig. 2.9.6 Structure of Interrupt request register 1 Fig. 2.9.7 Structure of Interrupt control register 1	
Fig. 2.9.7 Structure of Port control register 2	
Fig. 2.9.9 Bus interface block diagram	
Fig. 2.9.10 Relevant registers setting	
Fig. 2.9.11 Control procedure using interrupt	
5	

Fig. 2.10.1 Memory map of registers relevant to watchdog timer	
Fig. 2.10.2 Structure of Watchdog timer control register	
Fig. 2.10.3 Structure of CPU mode register	
Fig. 2.10.4 Watchdog timer connection and division ratio setting	
Fig. 2.10.5 Relevant registers setting	
Fig. 2.10.6 Control procedure	
Fig. 2.11.1 Example of poweron reset circuit	
Fig. 2.11.2 RAM backup system	
Fig. 2.12.1 Structure of CPU mode register	
Fig. 2.12.2 Connection diagram	
Fig. 2.12.3 Status transition diagram during power failure	
Fig. 2.12.4 Setting of relevant registers	
Fig. 2.12.5 Control procedure	
Fig. 2.13.1 Oscillation stabilizing time at restoration by reset input	
Fig. 2.13.2 Execution sequence example at restoration by occurrence of INT <sub>0</sub> interrupt request.	
Fig. 2.13.3 Reset input time	
Fig. 2.14.1 Memory map of registers relevant to processor mode	
Fig. 2.14.2 Structure of CPU mode register	
Fig. 2.14.3 Expansion example of 32-Kbytes ROM and RAM	
Fig. 2.14.4 Read cycle (OE access, SRAM)	
Fig. 2.14.5 Read cycle (OE access, EPROM)	
Fig. 2.14.6 Write cycle (W control, SRAM)	
Fig. 2.14.7 Usage example of ONW function	
Fig. 2.14.8 Expansion example of 32-Kbytes ROM and RAM at $f(X_{IN}) = 8$ MHz or more Fig. 2.14.9 Read cycle (OE access, SRAM)	
Fig. 2.14.9 Read cycle (OE access, SRAM)	
Fig. 2.14.10 Write cycle (W control, SRAM)	
Fig. 2.15.1 Memory map of flash memory version for 3886 Group	
Fig. 2.15.2 Memory map of registers relevant to flash memory	
Fig. 2.15.3 Structure of Flash memory control register	
Fig. 2.15.4 Structure of Flash command register	
Fig. 2.15.5 Reprogramming example of built-in flash memory in serial I/O mode	
Fig. 2.15.6 Connection example in serial I/O mode (1)	
Fig. 2.15.7 Connection example in serial I/O mode (2)	
Fig. 2.15.8 Connection example in serial I/O mode (3)	
Fig. 2.15.9 Example of reprogramming system for built-in flash memory in CPU reprogramming mode	
Fig. 2.15.10 CPU reprogramming control program example (1)	
Fig. 2.15.11 CPU reprogramming control program example (2)	
Fig. 2.15.12 CPU reprogramming control program example (3)	
Fig. 2.15.13 CPU reprogramming control program example (4)	
Fig. 2.15.14 $V_{PP}$ control circuit example (1)	
Fig. 2.15.15 V <sub>PP</sub> control circuit example (2)	
	-

#### **CHAPTER 3 APPENDIX**

Fig.	3.1.1	Circuit for measuring output switching characteristics (1)	3-12
Fig.	3.1.2	Circuit for measuring output switching characteristics (2)	3-12
Fig.	3.1.3	Timing diagram (1) (in single-chip mode)	3-13
Fig.	3.1.4	Timing diagram (2) (in memory expansion mode and microprocessor mode)	3-14
Fig.	3.1.5	Timing diagram (3) (in memory expansion mode and microprocessor mode)	3-15
Fig.	3.1.6	Timing diagram (4) (system bus interface)	3-16

Fig. 0.4.7 Timing diagrams of multi-monton 120 DU10	0.47
Fig. 3.1.7 Timing diagram of multi-master I <sup>2</sup> C-BUS	
Fig. 3.2.1 Power source current characteristic examples (in high-speed mode, A-D conve and comparator operating)	
Fig. 3.2.2 Power source current characteristic examples (in high-speed mode)	
Fig. 3.2.3 Power source current characteristic examples (in high-speed mode, WAIT execution)	
Fig. 3.2.4 Power source current characteristic examples (in middle-speed mode)	
Fig. 3.2.5 Power source current characteristic examples (in middle-speed mode, WAIT execution)	
Fig. 3.2.6 Power source current characteristic examples (in Indule-speed mode, wArr execution)	
Fig. 3.2.7 Power source current characteristic examples (at reset)	
Fig. 3.2.8 Standard characteristic examples of CMOS output port at P-channel drive (Ta=25 °C).	
Fig. 3.2.9 Standard characteristic examples of CMOS output port at P-channel drive (Ta=20°C).	
Fig. 3.2.10 Standard characteristic examples of CMOS output port at N-channel drive (Ta=25 °C).	
Fig. 3.2.11 Standard characteristic examples of CMOS output port at N-channel drive (Ta=90 °C)	
Fig. 3.2.12 Standard characteristic examples of CMOS large current output port at N-ch	
drive (Ta=25 °C)	
Fig. 3.2.13 Standard characteristic examples of CMOS large current output port at N-ch	
drive (Ta=90 °C)	
Fig. 3.2.14 Standard characteristic examples of CMOS input port at pull-up (Ta=25 °C)	
Fig. 3.2.15 Standard characteristic examples of CMOS input port at pull-up (Ta=90 °C)	
Fig. 3.2.16 A-D conversion standard characteristics	
Fig. 3.2.17 D-A conversion standard characteristics	
Fig. 3.3.1 Sequence of switch the detection edge	
Fig. 3.3.2 Sequence of check of interrupt request bit	
Fig. 3.3.3 Sequence of changing relevant register	
Fig. 3.3.4 Sequence of setting serial I/O1 control register again	. 3-33
Fig. 3.3.5 PWM <sub>0</sub> output	. 3-37
Fig. 3.3.6 Ceramic resonator circuit	
Fig. 3.3.7 Initialization of processor status register	
Fig. 3.3.8 Sequence of PLP instruction execution	
Fig. 3.3.9 Stack memory contents after PHP instruction execution	
Fig. 3.3.10 Interrupt routine	
Fig. 3.3.11 Status flag at decimal calculations	
Fig. 3.3.12 Programming and testing of One Time PROM version Fig. 3.4.1 Wiring for the RESET pin	
Fig. 3.4.2 Wiring for clock I/O pins	
Fig. 3.4.3 Wiring for CNVss pin	
Fig. 3.4.4 Wiring for the VPP pin of the One Time PROM version and the EPROM version	
Fig. 3.4.5 Bypass capacitor across the Vss line and the Vcc line	
Fig. 3.4.6 Analog signal line and a resistor and a capacitor	
Fig. 3.4.7 Wiring for a large current signal line	
Fig. 3.4.8 Wiring of RESET pin	
Fig. 3.4.9 Vss pattern on the underside of an oscillator	. 3-48
Fig. 3.4.10 Setup for I/O ports	. 3-48
Fig. 3.4.11 Watchdog timer by software	
Fig. 3.5.1 Structure of Port Pi	
Fig. 3.5.2 Structure of Port Pi direction register	
Fig. 3.5.3 Structure of I <sup>2</sup> C data shift register	
Fig. 3.5.4 Structure of I <sup>2</sup> C address register	
Fig. 3.5.5 Structure of I <sup>2</sup> C status register	
Fig. 3.5.6 Structure of I <sup>2</sup> C control register	
Fig. 3.5.7 Structure of I <sup>2</sup> C clock control register	
Fig. 3.5.8 Structure of I <sup>2</sup> C START/STOP condition control register	. 3-35

Fig. 3.5.9 Structure of Transmit/Receive buffer register	3-55
Fig. 3.5.10 Structure of Serial I/O1 status register	
Fig. 3.5.11 Structure of Serial I/O1 control register	
Fig. 3.5.12 Structure of UART control register	
Fig. 3.5.13 Structure of Baud rate generator	
Fig. 3.5.14 Structure of Serial I/O2 control register	
Fig. 3.5.15 Structure of Watchdog timer control register	
Fig. 3.5.16 Structure of Serial I/O2 register	3-59
Fig. 3.5.17 Structure of Prescaler 12, Prescaler X, Prescaler Y	
Fig. 3.5.18 Structure of Timer 1	3-60
Fig. 3.5.19 Structure of Timer 2, Timer X, Timer Y	3-60
Fig. 3.5.20 Structure of Timer XY mode register	3-61
Fig. 3.5.21 Structure of Data bus buffer register	
Fig. 3.5.22 Structure of Data bus buffer status register	
Fig. 3.5.23 Structure of Data bus buffer control register	
Fig. 3.5.24 Structure of Comparator data register	
Fig. 3.5.25 Structure of Port control register 1	
Fig. 3.5.26 Structure of Port control register 2	
Fig. 3.5.27 Structure of PWM0H register	
Fig. 3.5.28 Structure of PWM0L register	
Fig. 3.5.29 Structure of PWM1H register	
Fig. 3.5.30 Structure of PWM1L register	
Fig. 3.5.31 Structure of AD/DA control register	
Fig. 3.5.32 Structure of AD conversion register 1	
Fig. 3.5.33 Structure of D-Ai conversion register	
Fig. 3.5.34 Structure of A-D conversion register 2	
Fig. 3.5.35 Structure of Interrupt source selection register	
Fig. 3.5.36 Structure of Interrupt edge selection register	
Fig. 3.5.37 Structure of CPU mode register	
Fig. 3.5.38 Structure of Interrupt request register 1	
Fig. 3.5.39 Structure of Interrupt request register 2 Fig. 3.5.40 Structure of Interrupt control register 1	
Fig. 3.5.40 Structure of Interrupt control register 2	
Fig. 3.5.42 Structure of Flash memory control register	
Fig. 3.5.43 Structure of Flash command register	
Fig. 3.10.1 M38867M8A-XXXHP, M38867E8AHP pin configuration	
Fig. 3.10.2 M38867E8AFS pin configuration	
Fig. 3.10.2 M38869MFA-XXXGP/HP, M38869FFAGP/HP pin configuration	

# List of tables

#### CHAPTER 1 HARDWARE

Table 1 Pin description (1)	
Table 2 Pin description (2)	1-7
Table 3 Support products	1-9
Table 4 Push and pop instructions of accumulator or processor status register	1-11
Table 5 Set and clear instructions of each bit of processor status register	1-12
Table 6 I/O port function (1)	1-16
Table 7 I/O port function (2)	1-17
Table 8 Interrupt vector addresses and priority	1-24
Table 9 Relationship between low-order 6 bits of data and period set by the ADD bit	1-37
Table 10 Function description of control I/O pins at bus interface function selected	1-43
Table 11 Multi-master I <sup>2</sup> C-BUS interface functions	1-44
Table 12 Set values of I <sup>2</sup> C clock control register and ScL frequency	1-46
Table 13 START condition generating timing table	
Table 14 STOP condition generating timing table	1-50
Table 15 START condition/STOP condition detecting conditions	1-50
Table 16 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for	or each
oscillation frequency	
Table 17 Port functions in memory expansion mode and microprocessor mode	1-65
Table 18 Programming adapter	1-67
Table 19 PROM programmer setup	
Table 20 Pin assignments of M38869FFAHP/GP when operating in the parallel input	t/output
mode	1-68
Table 21 Assignment states of control input and each state	1-68
Table 22 Pin description (flash memory parallel I/O mode)	
Table 23 Software command (Parallel input/output mode)	1-71
Table 24 DC electrical characteristics	
Table 25 Read-only mode	1-77
Table 26 Read/Write mode	1-77
Table 27 Pin description (flash memory serial I/O mode)	1-79
Table 28 Software command (serial I/O mode)	1-80
Table 29 AC electrical characteristics	1-84
Table 30 Relative formula for a reference voltage $V_{\text{REF}}$ of A-D converter and $V_{\text{ref}}$	1-91
Table 31 Change of A-D conversion register during A-D conversion	1-91

#### CHAPTER 2 APPLICATION

Table 2.1.1 Har	ndling of unused pins (in single-chip mode)2	2-5
Table 2.1.2 Har	ndling of unused pins (in memory expansion mode, microprocessor mode)2	2-5
Table 2.2.1 Inte	errupt sources, vector addresses and priority of 3886 group2-	12
Table 2.2.2 List	t of interrupt bits according to interrupt source2-	17
Table 2.3.1 CN	TRo/CNTR1 active edge selection bit function2-	26
Table 2.4.1 Set	ting examples of Baud rate generator values and transfer bit rate values 2-	68
Table 2.5.1 Set	value of I <sup>2</sup> C clock control register and SCL frequency2-	79
Table 2.9.1 Bus	s control signals and data bus status2-1	34
Table 2.13.1 St	ate in stop mode2-1	47
Table 2.13.2 St	ate in wait mode2-1	51
Table 2.15.1 Se	etting of EPROM programmers when parallel programming2-1	64

Table 2.15.2 Connection example to programmer when serial programming ......2-165

#### CHAPTER 3 APPENDIX

Table 3.1.1 Absolute maximum ratings	3-2
Table 3.1.2 Recommended operating conditions (1)	3-3
Table 3.1.3 Recommended operating conditions (2)	3-4
Table 3.1.4 Recommended operating conditions (3)	3-4
Table 3.1.5 Electrical characteristics (1)	3-5
Table 3.1.6 Electrical characteristics (2)	3-6
Table 3.1.7 A-D converter characteristics (1)	3-7
Table 3.1.8 A-D converter characteristics (2)	3-7
Table 3.1.9 D-A converter characteristics	3-7
Table 3.1.10 Comparator characteristics	3-7
Table 3.1.11 Timing requirements (1)	3-8
Table 3.1.12 Timing requirements (2)	3-9
Table 3.1.13 Timing requirements for system bus interface (1)	3-10
Table 3.1.14 Timing requirements for system bus interface (2)	3-10
Table 3.1.15 Switching characteristics (1)	3-11
Table 3.1.16 Switching characteristics (2)	3-11
Table 3.1.17 Switching characteristics for system bus interface (1)	3-11
Table 3.1.18 Switching characteristics for system bus interface (2)	3-11
Table 3.1.19 Timing requirements in memory expansion mode and microprocessor mode	ə. 3-12
Table 3.1.20 Switching characteristics in memory expansion mode and microprocessor mode	e3-12
Table 3.1.21 Multi-master I <sup>2</sup> C-BUS bus line characteristics	3-17
Table 3.3.1 Programming adapters	3-43
Table 3.3.2 PROM programmer address setting	3-43
Table 3.5.1 Set value of I <sup>2</sup> C clock control register and SCL frequency	3-54
Table 3.5.2 CNTR <sub>0</sub> /CNTR <sub>1</sub> active edge selection bit function	3-61

## CHAPTER 1 HARDWARE

DESCRIPTION **FEATURES APPLICATION PIN CONFIGURATION** FUNCTIONAL BLOCK **PIN DESCRIPTION** PART NUMBERING **GROUP EXPANSION** FUNCTIONAL DESCRIPTION NOTES ON PROGRAMMING NOTES ON USE DATA REQUIRED FOR MASK ORDERS DATA REQUIRED FOR ONE TIME PROM PROGRAMMING ORDERS FUNCTIONAL DESCRIPTION SUPPLEMENT

#### DESCRIPTION/FEATURES

#### DESCRIPTION

The 3886 group is the 8-bit microcomputer based on the 740 family core technology.

The 3886 group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, D-A converters, system data bus interface function, watchdog timer, and comparator circuit.

The multi-master I $^2$ C-BUS interface can be added by option.

#### FEATURES

<microcomputer mode=""></microcomputer>	
Basic machine-language instructions	71
Minimum instruction execution time	0.4 μs
(at 10 MHz oscillation frequency)	
Memory size	
ROM 32K to	60K bytes
RAM 1024 to 2	2048 bytes
Programmable input/output ports	72
Software pull-up resistors	Built-in
• Interrupts 21 sources,	16 vectors
(Included key input interrupt)	
• Timers	8-bit X 4
•Serial I/O1 8-bit X 1(UART or Clock-synd	chronized)
• Serial I/O2 8-bit X 1(Clock-synd	chronized)
PWM output circuit	14-bit X 2
Bus interface	2 bytes
●I <sup>2</sup> C-BUS interface (option)	1 channel
•A-D converter 10-bit X 8	3 channels
•D-A converter	2 channels
Comparator circuit	3 channels
Watchdog timer	16-bit X 1
Clock generating circuit Built-ir	n 2 circuits
(connect to external ceramic resonator or quartz-crystal	oscillator)
Power source voltage	
In high-speed mode 4	.0 to 5.5 V
(at 10 MHz oscillation frequency)	
In middle-speed mode 2.7	to 5.5 V(*)
(at 10 MHz oscillation frequency)	
In low-speed mode 2.7 t	o 5.5 V (*)
(at 32 kHz oscillation frequency)	
(*: 4 0 to 5 5 V for Elach momo	

(\*: 4.0 to 5.5 V for Flash memory version)

Power	dissipation
-------	-------------

In high-speed mode40 mW	/
(at 10 MHz oscillation frequency, at 5 V power source voltage)	
In low-speed mode60 μW	l
(at 32 kHz oscillation frequency, at 3 V power source voltage)	
Memory expansion possible (only for M38867M8A/E8A)	
●Operating temperature range20 to 85°C	;
<flash memory="" mode=""></flash>	
Supply voltage (at programming/erasing) Vcc = 5 V ± 10 %	)
Program/Erase voltage VPP = 11.7 to 12.6 V	'

- Programming method ..... Programming in unit of byteErasing method
- Batch erasing ...... Parallel/Serial I/O mode Block erasing ...... CPU reprogramming mode
- Program/Erase control by software command
- Number of times for programming/erasing ...... 100
- •Operating temperature range (at programming/erasing)

..... Normal temperature

#### Notes

- 1. The flash memory version cannot be used for application embedded in the MCU card.
- 2. Power source voltage Vcc of the flash memory version is 4.0 to 5.5 V.

#### **APPLICATION**

Household product, consumer electronics, communications, note book PC, etc.

#### PIN CONFIGURATION



Fig. 1 M38867M8A-XXXHP, M38867E8AHP pin configuration



#### **PIN CONFIGURATION**



#### **FUNCTIONAL BLOCK**



Fig. 4 Functional block diagram

#### PIN DESCRIPTION

#### **PIN DESCRIPTION**

Table 1 Pin description (1)

Pin	Name	Functions	Function except a port function			
		Apply voltage of 2.7 V – 5.5 V to Vcc, and 0 V to Vss.				
Vcc, Vss	Power source $\bullet$ In the flash memory version, apply voltage of 4.0 V – 5.5 V to Vcc, and 0 V to					
		•This pin controls the operation mode of the chip.				
		•Normally connected to Vss.				
CNVss	CNVss input	•If this pin is connected to Vcc, the internal ROM is inhibited	d and an external memory is accessed.			
		•In the flash memory version, connected to Vss.				
		•In the EPROM version or the flash memory version, this pin fu	nctions as the VPP power source input pin.			
Vref	Reference voltage	•Reference voltage input pin for A-D and D-A converters				
A) /	A 1	•Analog power source input pin for A-D and D-A converte	ers.			
AVss	Analog power source	•Connect to Vss.				
RESET	Reset input	•Reset input pin for active "L".				
	Olevela la servet	•Input and output pins for the clock generating circuit.				
Xin	Clock input	<ul> <li>Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to se the oscillation frequency.</li> </ul>				
Xout	Clock output	•When an external clock is used, connect the clock sou pin open.	rce to the XIN pin and leave the XOUT			
		•8-bit CMOS I/O port.	•Comparator reference power source			
P00/P3ref		•I/O direction register allows each pin to be individually programmed as either input or output.	input pin			
	I/O port P0	•When the external memory is used, these pins are used as the address bus.				
P01–P07		•CMOS compatible input level.				
		•CMOS 3-state output structure or N-channel open-drain output structure.				
		•8-bit CMOS I/O port.				
		•I/O direction register allows each pin to be individually p	•I/O direction register allows each pin to be individually programmed as either input or output.			
P10–P17	I/O port P1	•When the external memory is used, these pins are used as the address bus.				
		•CMOS compatible input level.				
		•CMOS 3-state output structure or N-channel open-drain output structure.				
	I/O port P2	•8-bit CMOS I/O port.				
		•I/O direction register allows each pin to be individually programmed as either input or output.				
P20-P27		•When the external memory is used, these pins are used as the data bus.				
		•CMOS compatible input level.				
		•CMOS 3-state output structure.				
		•P24 to P27 (4 bits) are enabled to output large current for	r LED drive (only in single-chip mode).			
P30/PWM00 P31/PWM10		•8-bit CMOS I/O port.	•Key-on wake-up input pin			
		•I/O direction register allows each pin to be individually programmed as either input or output.	•Comparator input pin     •PWM output pin			
		•When the external memory is used, these pins are used as the control bus.				
P32–P37	I/O port P3	•CMOS compatible input level.	•Key-on wake-up input pin			
		•CMOS 3-state output structure.	•Comparator input pin			
		•These pins function as key-on wake-up and compara- tor input.				
		•These pins are enabled to control pull-up.				

#### Table 2 Pin description (2)

Pin	Name	Functions		
			Function except a port function	
		•8-bit I/O port with the same function as port P0.	•Sub-clock generating circuit I/	
P40/XCOUT		<input level=""/>	pins	
P41/XCIN		P40, P41 : CMOS input level	(Connect a resonator.)	
P42/INT0		P42–P46 : CMOS compatible input level or TTL in- put level		
/OBF00 P43/INT1		P47 : CMOS compatible input level or TTL input level in the bus interface function	<ul><li>Interrupt input pins</li><li>Bus interface function pins</li></ul>	
/OBF01	I/O port P4	<output structure=""></output>		
		P40, P41, P47 : CMOS 3-state output structure		
P44/RxD		P42–P46 : CMOS 3-state output structure or N- channel open-drain output structure	•Serial I/O1 function pins	
P45/TxD		•Regardless of input or output port, P42 to P46 can be input every pin level.		
P46/SCLK1 /OBF10		•When P42 and P43 are used as output port, the	-Carial 1/01 function ning	
/ОБГ10 Р47/SRDY1		function which makes P42 and P43 clear to "0" when the host CPU reads the output data bus	<ul> <li>Serial I/O1 function pins</li> <li>Bus interface function pins</li> </ul>	
/S1		buffer 0 can be added.	•Bus interface function pins	
P50/A0		•8-bit I/O port with the same function as port P0.	•Bus interface function pins	
P51/INT20		•CMOS compatible input level.		
$\overline{S_0}$		•CMOS 3-state output structure.		
P52/INT30		•P50 to P53 can be switched between CMOS com-	<ul> <li>Interrupt input pins</li> </ul>	
/R		patible input level or TTL input level in the bus	<ul> <li>Bus interface function pins</li> </ul>	
P53/INT40 /W	I/O port P5	interface function.		
P54/CNTR0				
P55/CNTR1			<ul> <li>Timer X, timer Y function pins</li> </ul>	
P56/DA1				
/PWM01			•D-A converter output pin	
P57/DA2			•PWM output pin	
/PWM11				
	I/O port P6	•8-bit I/O port with the same function as port P0.		
P60/AN0- P67/AN7		•CMOS compatible input level.	<ul> <li>A-D converter output pin</li> </ul>	
		•CMOS 3-state output structure.		
P70/SIN2		•8-bit I/O port with the same function as port P0.		
P71/SOUT2		P70-P75 : CMOS compatible input level or TTL in-	<ul> <li>Serial I/O2 function pin</li> </ul>	
		put level		
P73/SRDY2	I/O port P7	P76, P77: CMOS compatible input level or SMBUS input level in the I <sup>2</sup> C-BUS inter-	•Serial I/O2 function pin	
/INT21 P74/INT31		face function, N-channel open-drain	Interrupt input pin	
P75/INT31		output structure	<ul> <li>Interrupt input pin</li> </ul>	
P76/SDA		•Regardless of input or output port, P70 to P75 can		
P77/SCL		be input every pin level.	•I <sup>2</sup> C-BUS interface function pin	
		•8-bit I/O port with the same function as port P0.		
		•CMOS compatible input level.		
P80/DQ0– P87/DQ7	I/O port P8	•CMOS 3-state output structure.	•Bus interface function pin	
		•CMOS compatible input level or TTL input level in the bus interface function.		

#### PART NUMBERING

#### PART NUMBERING



Fig. 5 Part numbering

#### **GROUP EXPANSION**

Mitsubishi plans to expand the 3886 group as follows.

#### **Memory Type**

Support for mask ROM, One Time PROM, EPROM and flash memory version.

#### Memory Size

ROM size	32 K to 60 K bytes
RAM size	1024 to 2048 bytes

#### **Memory Expansion**



Fig. 6 Memory expansion plan

Currently products are listed below.

#### Table 3 Support products

As of Sep. 2000

Product name	(P) ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38867M8A-XXXHP			024 80P6Q-A	Mask ROM version
M38867E8A-XXXHP	-	1024		One Time PROM version
M38867E8AHP				One Time PROM version (blank)
M38867E8AFS			80D0	EPROM version
M38869M8A-XXXHP			80P6Q-A	
M38869M8A-XXXGP			80P6S-A	
M38869MCA-XXXHP	40152 (40022)		80P6Q-A	
M38869MCA-XXXGP		2048	80P6S-A	Mask ROM version
M38869MFA-XXXHP			80P6Q-A	
M38869MFA-XXXGP	61440 (61310)		80P6S-A	
M38869FFAHP			80P6Q-A	
M38869FFAGP			80P6S-A	Flash memory version

#### Packages

80P6Q-A	0.5 mm-pitch plastic molded LQFP
80P6S-A	0.65mm-pitch plastic molded QFP
80D0	0.8 mm-pitch ceramic LCC (EPROM version)

The pin number and the position of the function pin may change by the kind of package.
#### FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3886 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

- Machine-resident 740 Family instructions are as follows:
  - The FST and SLW instructions cannot be used.
  - The STP, WIT, MUL, and DIV instructions can be used.

#### [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

### [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

#### [Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

### [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116"

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls.

#### [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.



Fig. 7 740 Family CPU register structure

### FUNCTIONAL DESCRIPTION



#### Fig. 8 Register push and pop at interrupt generation and subroutine call

#### Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

### FUNCTIONAL DESCRIPTION

#### [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

#### •Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

#### •Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

#### •Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

#### •Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

#### •Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

•Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

#### •Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag. •Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

#### Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	l flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	-	SET	-	-
Clear instruction	CLC	-	CLI	CLD	_	CLT	CLV	-

#### [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit, the processor mode bits specifying the chip operation mode, etc. The CPU mode register is allocated at address 003B16.



Fig. 9 Structure of CPU mode register

#### MEMORY

#### Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

#### RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs. Program/Erase of the reserved ROM area is possible in the EPROM version and the flash memory version.

#### **Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

#### **Zero Page**

Access to this area with only 2 bytes is possible in the zero page addressing mode.

#### **Special Page**

Access to this area with only 2 bytes is possible in the special page addressing mode.



Fig. 10 Memory map diagram

## HARDWARE FUNCTIONAL DESCRIPTION

000016	Port P0 (P0)
000116	Port P0 direction register (P0D)
000216	Port P1 (P1)
000316	Port P1 direction register (P1D)
000416	Port P2 (P2)
000516	Port P2 direction register (P2D)
000616	Port P3 (P3)
000716	Port P3 direction register (P3D)
000816	Port P4 (P4)
000916	Port P4 direction register (P4D)
000A16	Port P5 (P5)
000B16	Port P5 direction register (P5D)
000C16	Port P6 (P6)
000D16	Port P6 direction register (P6D)
000E16	Port P7 (P7)
000F16	Port P7 direction register (P7D)
001016	Port P8 (P8)/Port P4 input register (P4I)
001116	Port P8 direction register (P8D)/Port P7 input register (P7I)
001216	I <sup>2</sup> C data shift register (S0)
001316	I <sup>2</sup> C address register (S0D)
0 <b>014</b> 16	I <sup>2</sup> C status register (S1)
001516	I <sup>2</sup> C control register (S1D)
001616	I <sup>2</sup> C clock control register (S2)
0 <b>017</b> 16	I <sup>2</sup> C start/stop condition control register (S2D)
0 <b>018</b> 16	Transmit/Receive buffer register (TB/RB)
00 <b>19</b> 16	Serial I/O1 status register (SIO1STS)
001A16	Serial I/O1 control register (SIO1CON)
001B16	UART control register (UARTCON)
001C16	Baud rate generator (BRG)
001D16	Serial I/O2 control register (SIO2CON)
001E16	Watchdog timer control register (WDTCON)
001F16	Serial I/O2 register (SIO2)

002016	Prescaler 12 (PRE12)	
002116	Timer 1 (T1)	
002216	Timer 2 (T2)	
002316	Timer XY mode register (TM)	
002416	Prescaler X (PREX)	
002516	Timer X (TX)	
002616	Prescaler Y (PREY)	
002716	Timer Y (TY)	
002816	Data bus buffer register 0 (DBB0)	
002916	Data bus buffer status register 0 (DBBSTS0)	
002A16	Data bus buffer control register (DBBCON)	
002B16	Data bus buffer register 1 (DBB1)	
002C16	Data bus buffer status register 1 (DBBSTS1)	
002D16	Comparator data register (CMPD)	
002E16	Port control register 1 (PCTL1)	
002F16	Port control register 2 (PCTL2)	
003016	PWM0H register (PWM0H)	
003116	PWM0L register (PWM0L)	
003216	PWM1H register (PWM1H)	
003316	PWM1L register (PWM1L)	
003416	AD/DA control register (ADCON)	
003516	A-D conversion register 1 (AD1)	
003616	D-A1 conversion register (DA1)	
003716	D-A2 conversion register (DA2)	
003816	A-D conversion register 2 (AD2)	
003916	Interrupt source selection register (INTSEL)	
003A16	Interrupt edge selection register (INTEDGE)	
003B16	CPU mode register (CPUM)	
003C16	Interrupt request register 1 (IREQ1)	
003D16	Interrupt request register 2 (IREQ2)	
003E16	Interrupt control register 1 (ICON1)	
003F16	Interrupt control register 2 (ICON2)	
0FFE16	Flash memory control register (FCON)	(Note)
0FFF16	Flash command register (FCMD)	(Note)
	Note: Only for flash memory version	

Fig. 11 Memory map of special function register (SFR)

#### I/O PORTS

The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

When the P8 function select bit of the port control register 2 (address 002F16) is set to "1", read from address 001016 becomes the port P4 input register, and read from address 001116 becomes the port P7 input register.

As the particular function, value of P42 to P46 pins and P70 to P75 pins can be read regardless of setting direction registers, by reading the port P4 input register (address 001016) or the port P7 input register (address 001116) respectively.

#### Table 6 I/O port function (1)

Pin	Name	Input/Output	I/O Structure	Non-Port Function	Related SFRs	Ref.No.							
P00/P3ref	Port P0		CMOS compatible input level CMOS 3-state output	Address low-order byte output Analog comparator power source input pin	CPU mode register Port control register 1 Serial I/O2 control register	(1)							
P01–P07			or N-channel open- drain output	Address low-order byte output	CPU mode register	(2)							
P10-P17	Port P1	-		Address high-order byte output	Port control register 1	(2)							
P20–P27	Port P2			Data bus I/O	CPU mode register	(3)							
P30/PWM00 P31/PWM10	Port P3	-	CMOS compatible	Control signal I/O PWM output Key-on wake up input Comparator input	CPU mode register Port control register 1 AD/DA control register	(4) (5)							
P32-P37			CMOS 3-state output	Control signal I/O Key-on wake up input Comparator input	CPU mode register Port control register 1	(6)							
P40/XCOUT P41/XCIN				Sub-clock generating circuit	CPU mode register	(7) (8)							
P42/INT0/ OBF00 P43/INT1/ OBF01		Input/output, individual bits CMOS compatible input level or TTL input level CMOS 3-state outp or N-channel open- drain output		External interrupt input Bus interface function I/O	Interrupt edge selection register Port control register 2 Data bus buffer control register	(9) (10)							
P44/RxD			input level or TTL input level CMOS 3-state output or N-channel open- Serial I/O1 function of	input level or TTL	input level or TTL	input level or TTL	input level or TTL input level	input level or TTL input level	input level or TTL input level	input level or TTL	Serial I/O1 function in- put	Serial I/O1 control register Port control register 2	(11)
P45/TxD	Port P4			Serial I/O1 function out- put	Serial I/O1 control register UART control register Port control register 2	(12)							
P46/SCLK1 /OBF10					Serial I/O1 function I/O Bus interface function output	Serial I/O1 control register Data bus buffer control register Port control register 2	(13)						
P47/SRDY1 /S1			CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level	Serial I/O1 function out- put Bus interface function input	Serial I/O1 control register Data bus buffer control register	(14)							

### FUNCTIONAL DESCRIPTION

#### Table 7 I/O port function (2)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref.No.
P50/A0			CMOS compatible input level	Bus interface function input	Data bus buffer control register	(15)
P51/INT20 /S0 P52/INT30 /R P53/INT40 /W	Port P5	CMOS compatible		External interrupt input Bus interface function input	Interrupt edge selection register Data bus buffer control register	(16)
P54/CNTR0 P55/CNTR1				Timer X, timer Y func- tion I/O	Timer XY mode register	(17)
P56/DA1/ PWM01 P57/DA2/ PWM11			CMOS compatible input level CMOS 3-state output	D-A converter output PWM output	AD/DA control register UART control register	(18) (19)
P60/AN0– P67/AN7	Port P6			A-D converter input	AD/DA control register	(20)
P70/SIN2 P71/SOUT2 P72/SCLK2		Input/output, individual bits	CMOS compatible	Serial I/O2 function I/O	Serial I/O2 control register Port control register 2	(21) (22) (23)
P73/Srdy2/ INT21	-	input level or TTL input level	input level or TTL input level N-channel open-drain	Serial I/O2 function out- put Bus interface function input	Serial I/O2 control register Port control register 2	(24)
P74/INT31 P75/INT41	Port P7			External interrupt input	Interrupt edge selection register Port control register 2	(25)
P76/SDA P77/SCL			CMOS compatible input level N-channel open-drain output (when selecting I <sup>2</sup> C- BUS interface function) CMOS compatible input level or SMBUS input level	I <sup>2</sup> C-BUS interface func- tion I/O	I <sup>2</sup> C control register	(26) (27)
P80/DQ0- P87/DQ7	Port P8		CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level	Bus interface function I/O	Data bus buffer control register	(28)

Notes1: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, refer to the applicable sections.

2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.



Fig. 12 Port block diagram (1)



Fig. 13 Port block diagram (2)



Fig. 14 Port block diagram (3)



Fig. 15 Port block diagram (4)



Fig. 16 Structure of port I/O related register

#### **INTERRUPTS**

Interrupts occur by 16 sources among 21 sources: nine external, eleven internal, and one software.

#### **Interrupt Control**

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are received according to priority.

#### **Interrupt Operation**

By acceptance of an interrupt, the following operations are automatically performed:

- 1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
- 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

#### **Interrupt Source Selection**

Any of the following interrupt sources can be selected by the interrupt source selection register (address 003916).

- 1. INTo or Input buffer full
- 2. INT1 or Output buffer empty
- 3. Serial I/O1 transmission or SCLSDA
- 4. CNTR0 or SCLSDA
- 5. Serial I/O2 or I<sup>2</sup>C
- 6. INT<sub>2</sub> or I<sup>2</sup>C
- 7. CNTR1 or Key-on wake-up
- 8. A-D conversion or Key-on wake-up

#### **External Interrupt Pin Selection**

The occurrence sources of the external interrupt INT2, INT3, and INT4 can be selected from either input from INT20, INT30, INT40 pin, or input from INT21, INT31, INT41 pin by the INT2, INT3, INT4 interrupt switch bit (bit 4 of address 002F16).

#### Notes

When setting of the following register or bit is changed, the interrupt request bit may be set to "1."

- Interrupt edge selection register (address 003A16)
- Interrupt source selection register (address 003916)
- INT2, INT3, INT4 interrupt switch bit of Port control register 2 (bit 4 of address 002F16)

Accept the interrupt after clearing the interrupt request bit to "0" after interrupt is disabled and the above register or bit is set.

## FUNCTIONAL DESCRIPTION

#### Table 8 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks	
		Y High Low		Generating Conditions	Remarks	
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable	
INT0	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)	
Input buffer full (IBF)				At input data bus buffer writing		
INT1				At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)	
Output buffer empty (OBE)	3	FFF916	FFF816	At output data bus buffer read- ing		
Serial I/O1 reception	4	FFF716	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected	
Serial I/O1 transmission	5	FFF516	FFF416	At completion of serial I/O1 transfer shift or when transmis- sion buffer is empty	Valid when serial I/O1 is selected	
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)	
Timer X	6	FFF316	FFF216	At timer X underflow		
Timer Y	7	FFF116	FFF016	At timer Y underflow		
Timer 1	8	FFEF16	FFEE16	At timer 1 underflow	STP release timer underflow	
Timer 2	9	FFED16	FFEC16	At timer 2 underflow		
CNTR0	10	FFEB16	FFEB16 FFEA16	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)	
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)	
CNTR1	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)	
Key-on wake-up				At falling of port P3 (at input) in- put logical level AND	External interrupt (falling edge valid)	
Serial I/O2	12	FFE716	FFE616	At completion of serial I/O2 data transfer	Valid when serial I/O2 is selected	
l <sup>2</sup> C				At completion of data transfer		
INT2	. 13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)	
l <sup>2</sup> C				At completion of data transfer		
INT3	14	FFE316	FFE216	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)	
INT4	15	FFE116	FFE016	At detection of either rising or falling edge of INT4 input	External interrupt (active edge selectable)	
A-D converter	16	FFDF16	FFDE16	At completion of A-D conversion		
Key-on wake-up				At falling of port P3 (at input) in- put logical level AND	External interrupt (falling edge valid)	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrup	

Notes 1: Vector addresses contain interrupt jump destination addresses.2: Reset function in the same way as an interrupt with the highest priority.



Fig. 17 Interrupt control



Fig. 18 Structure of interrupt-related registers (1)



Fig. 19 Structure of interrupt-related registers (2)

#### Key Input Interrupt (Key-on Wake Up)

A Key input interrupt request is generated by applying "L" level to any pin of port P3 that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 20, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P30–P33.



Fig. 20 Connection example when using key input interrupt and port P3 block diagram

## HARDWARE FUNCTIONAL DESCRIPTION

#### TIMERS

The 3886 group has four timers: timer X, timer Y, timer 1, and timer 2.

The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch. All timers are count down. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".



Fig. 21 Structure of timer XY mode register

#### Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

#### **Timer X and Timer Y**

Timer X and Timer Y can each select in one of four operating modes by setting the timer XY mode register.

#### (1) Timer Mode

The timer counts f(XIN)/16.

#### (2) Pulse Output Mode

Timer X (or timer Y) counts f(XIN)/16. Whenever the contents of the timer reach "0016", the signal output from the CNTR0 (or CNTR1) pin is inverted. If the CNTR0 (or CNTR1) active edge selection bit is "0", output begins at "H".

If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P54 ( or port P55) direction register to output mode.

#### (3) Event Counter Mode

Operation in event counter mode is the same as in timer mode, except that the timer counts signals input through the CNTR<sub>0</sub> or CNTR<sub>1</sub> pin.

When the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge selection bit is "0", the rising edge of the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is counted.

When the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge selection bit is "1", the falling edge of the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is counted.

#### (4) Pulse Width Measurement Mode

If the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge selection bit is "0", the timer counts f(XIN)/16 while the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is at "H". If the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge selection bit is "1", the timer counts while the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is at "L".

The count can be stopped by setting "1" to the timer X (or timer Y) count stop bit in any mode. The corresponding interrupt request bit is set each time a timer overflows.

The count source for timer Y in the timer mode or the pulse output mode can be selected from either f(XIN)/16 or f(XCIN) by the timer Y count source selection bit of the port control register 2 (bit 5 of address 002F16).



Fig. 22 Block diagram of timer X, timer Y, timer 1, and timer 2

## HARDWARE FUNCTIONAL DESCRIPTION

#### SERIAL I/O Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

### (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.



Fig. 23 Block diagram of clock synchronous serial I/O1



Fig. 24 Operation of clock synchronous serial I/O1 function

#### (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.



Fig. 25 Block diagram of UART serial I/O1

## FUNCTIONAL DESCRIPTION



Fig. 26 Operation of UART serial I/O1 function

#### [Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O function.

#### [UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD pin.

#### [Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

## [Transmit Buffer Register/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

#### [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

### FUNCTIONAL DESCRIPTION

	1 status register S : address 001916)	b7 b0 Serial I/O1 control register
Transr 0: Buff	nit buffer empty flag (TBE)	BRG count source selection bit (CSS) 0: f(XiN) (f(XCiN) in low-speed mode) 1: f(XiN)/4 (f(XCiN)/4 in low-speed mode)
	e buffer full flag (RBF) er empty er full	Serial I/O1 synchronous clock selection bit (SCS) 0: BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected.
0: Trar	nit shift completion flag (TSC) smit shift in progress smit shift completed	1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is selected.
0: No e	n error flag (OE) rror rrun error	SRDY1 output enable bit (SRDY) 0: P47 pin operates as <u>ordinary</u> I/O pin 1: P47 pin operates as <u>SRDY1</u> output pin
0: No	error flag (PE) rror y error	Transmit interrupt source selection bit (TIC) 0: Interrupt when transmit buffer has emptied 1: Interrupt when transmit shift operation is completed
0: No	g error flag (FE) rror ning error	Transmit enable bit (TE) 0: Transmit disabled 1: Transmit enabled
0: (OE	ng error flag (SE) U (PE) U (FE)=0 U (PE) U (FE)=1	Receive enable bit (RE) 0: Receive disabled 1: Receive enabled
Not us	ed (returns "1" when read)	Serial I/O1 mode selection bit (SIOM) 0: Clock asynchronous (UART) serial I/O 1: Clock synchronous serial I/O
<sup>b7</sup> <sup>b0</sup> UART ci	ntrol register DN : address 001B16)	Serial I/O1 enable bit (SIOE) 0: Serial I/O disabled (pins P44 to P4r operate as ordinary I/O pins) 1: Serial I/O enabled (pins P44 to P4r operate as serial I/O pins)
Chara 0: 8 bi 1: 7 bi		
0: Par	enable bit (PARE) ty checking disabled ty checking enabled	
0: Eve	selection bit (PARS) n parity   parity	
0:1 st	it length selection bit (STPS) p bit p bits	
0: CM	D P-channel output disable bit (POFF) DS output (in output mode) nannel open drain output (in output mode)	

Fig. 27 Structure of serial I/O1 control registers

Г

## FUNCTIONAL DESCRIPTION

#### Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

#### [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains seven bits which control various serial I/O functions.







Fig. 29 Block diagram of serial I/O2 function



Fig. 30 Timing of serial I/O2 function

#### PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

The 3886 group has two PWM output circuits, PWM0 and PWM1, with 14-bit resolution respectively. These can operate independently. When the oscillation frequency XIN is 10 MHz, the minimum resolution bit width is 200 ns and the cycle period is 3276.8  $\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is the frequency of the XIN clock. The following explanation assumes f(XIN) = 8 MHz.



Fig. 31 PWM block diagram (PWM0)

#### Data Setup (PWM0)

The PWM0 output pin also functions as port P30 or P56. The PWM0 output pin is selected from either P30/PWM00 or P56/PWM01 by bit 4 of the AD/DA control register (address 003416).

The PWM0 output becomes enabled state by setting bit 6 of the port control register 1 (address 002E16). The high-order eight bits of output data are set in the PWM0H register (address 003016) and the low-order six bits are set in the PWM0L register (address 003116).

PWM1 is set as the same way.

#### **PWM Operation**

The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.

The high-order eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is 256 X  $\tau$  (64  $\mu s$ ) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the mini-

Table 9 Relationship between low-order 6 bits of data and period set by the ADD bit

Low-order 6 bits of data (PWML)	Sub-periods tm Lengthened (m=0 to 63)
0 0 0 0 0 0 <sup>LSB</sup>	None
000001	m=32
000010	m=16, 48
000100	m=8, 24, 40, 56
001000	m=4, 12, 20, 28, 36, 44, 52, 60
010000	m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1, 3, 5, 7,, ,57, 59, 61, 63

mum resolution (250 ns).

"H" or "L" of the bit in the ADD part shown in Figure 33 is added to this "H" duration by the contents of the low-order 6-bit data according to the rule in Table 9.

That is, only in the sub-period tm shown by Table 9 in the PWM cycle period T = 64t, its "H" duration is lengthened to the minimum resolution  $\tau$  added to the length of other periods.

For example, if the high-order eight bits of the 14-bit data are 0316 and the low-order six bits are 0516, the length of the "H"-level output in sub-periods t8, t24, t32, t40, and t56 is 4  $\tau$ , and its length is 3  $\tau$  in all other sub-periods.

Time at the "H" level of each sub-period almost becomes equal, because the time becomes length set in the high-order 8 bits or becomes the value plus  $\tau$ , and this sub-period t (= 64  $\mu$ s, approximate 15.6 kHz) becomes cycle period approximately.

#### **Transfer From Register to Latch**

Data written to the PWML register is transferred to the PWM latch at each PWM period (every 4096  $\mu$ s), and data written to the PWMH register is transferred to the PWM latch at each subperiod (every 64  $\mu$ s). The signal which is output to the PWM output pin is corresponding to the contents of this latch. When the PWML register is read, the latch contents are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0" and it is not done when bit 7 is "1."



Fig. 32 PWM timing



Fig. 33 14-bit PWM timing (PWMo)

#### **BUS INTERFACE**

The 3886 group has a 2-byte bus interface function which is almost functionally equal to MELPS8-41 series and the control signal from the host CPU side can operate it (slave mode).

It is possible to connect the 3886 group with the  $\overline{RD}$  and  $\overline{WR}$  separated CPU bus directly. Figure 36 shows the block diagram of the bus interface function.

The data bus buffer function I/O pins (P42, P43, P46, P47, P50– P53, P8) also function as the normal digital port I/O pins. When bit 0 (data bus buffer enable bit) of the data bus buffer control register (address 002A16) is "0," these pins become the normal digital port I/O pins. When it is "1," these bits become the data bus buffer function I/O pins. The selection of either the single data bus buffer mode, which uses 1 byte: data bus buffer 0 only, or the double data bus buffer mode, which uses 2 bytes: data bus buffer 0 and data bus buffer 1, is performed by bit 1 (data bus buffer function selection bit) of the data bus buffer control register (address 002A16). Port P47 becomes  $\overline{S1}$  input in the double data bus buffer mode. When data is written from the host CPU side, an input buffer full interrupt occurs. When data is read from the host CPU, an output buffer empty interrupt occurs. This microcomputer shares two input buffer full interrupt requests and two output buffer empty interrupt requests as shown in Figure 34, respectively.



Fig. 34 Interrupt request circuit of data bus buffer



Fig. 35 Structure of bus interface related register



#### [Data Bus Buffer Status Register 0, 1 (DBBSTS0, DBBSTS1)] 002916, 002C16

The data bus buffer status registers 0 and 1 consist of eight bits. Bits 0, 1, and 3 are read-only bits and indicate the condition of the data bus buffer. Bits 2, 4, 5, 6, and 7 are user definable flags which can be set by program, and can be read/written. This register can be read from the host CPU when the Ao pin is set to "H" only.

#### •Bit 0: Output buffer full flag OBF0, OBF1

When writing data to the output data bus buffer, these flags are set to "1". When reading the output data bus buffer from the host CPU, these flags are cleared to "0".

#### •Bit 1: Input buffer full flag IBF0, IBF1

When writing data from the host CPU to the input data bus buffer, these flags are set to "1". When reading the input data bus buffer from the slave CPU side, these flags are cleared to "0".

#### •Bit 3: Ao flag A0o, A01

When writing data from the host CPU to the input data bus buffer, the level of the A<sub>0</sub> pin is latched.

## [Input Data Bus Buffer Register 0, 1 (DBBIN0, DBBIN1)] 002816, 002B16

Data on the data bus is latched to DBBIN by writing request from the host CPU. Data of DBBIN can be read from the data bus buffer registers (address 002816 or 002B16) on SFR.

#### [Output Data Bus Buffer Register 0, 1 (DBBOUT0, DBBOUT1)] 002816, 002B16

When writing data to the data bus buffer registers (address 002816 or 002B16) on SFR, data is set to DBBOUT. Data of DBBOUT is output from the host CPU to the data bus by performing the reading request when the Ao pin is set to "L".

#### [Port control Register 2 (PCTL2)] 002F16

Even if the data bus buffer function is enabled, both P42 and P43 function as ports when the OBF00 output enable bit (bit 3 of address 2A16) or the OBF01 output enable bit (bit 4 of address 2A16) is "0". Ports P42 and P43 are cleared to "0" by changing the input buffer full flag 0 (bit 1 of address 2916) from "1" to "0" under the following conditions: the port output P42/P43 clear function selection bit (bit 7) is set to "1", both ports are in the output mode of the port function, and both port latches are "1".

Pin	Name	OBF00 output enable bit	OBF01 output enable bit	OBF10 output enable bit	Input /Output	Functions
P47/ <u>SRDY</u> 1 /S1	<del>S</del> 1	_	-	_	Input	Chip select input This is used for selecting the data bus buffer 1 and is selected at "L" level.
P50/A0	Ao	_	-	-	Input	Address input This is used for selecting DBBSTS and DBBOUT when the host CPU is read. This is used for distinguishing command from data when writing to the host CPU.
P51/ <u>IN</u> T20 /S0	So	-	-	-	Input	Chip select input This is used for selecting the data bus buffer 0 and is selected at "L" level.
P52/INT30 /R	R	-	-	-	Input	This is a timing signal for reading data from the data bus buffer to the host CPU.
P53/INT40 /W	W	-	_	-	Input	This is a timing signal for writing data to the data bus buffer by the host CPU.
P42/INT0 /OBF00	OBF00	1	0	0	Output	Status output signal OBF00 signal is output.
P43/INT1 /OBF01	OBF01	0	1	0	Output	Status output signal OBF01 signal is output.
P46/SCLK1 /OBF10	OBF10	0	0	1	Output	Status output signal OBF10 signal is output.

#### Table 10 Function description of control I/O pins at bus interface function selected

#### MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE

The multi-master l<sup>2</sup>C-BUS interface is a serial communications circuit, conforming to the Philips l<sup>2</sup>C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.

Figure 37 shows a block diagram of the multi-master I<sup>2</sup>C-BUS interface and Table 11 lists the multi-master I<sup>2</sup>C-BUS interface functions.

This multi-master I<sup>2</sup>C-BUS interface consists of the I<sup>2</sup>C address register, the I<sup>2</sup>C data shift register, the I<sup>2</sup>C clock control register, the I<sup>2</sup>C control register, the I<sup>2</sup>C status register, the I<sup>2</sup>C statt/stop condition control register and other control circuits.

When using the multi-master I^2C-BUS interface, set 1 MHz or more to  $\boldsymbol{\varphi}.$ 

#### Table 11 Multi-master I<sup>2</sup>C-BUS interface functions

ltem	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at φ= 4 MHz) 20.2 kHz to 312.5 kHz (at φ = 5 MHz)

System clock  $\phi = f(XIN)/2$  (high-speed mode)  $\phi = f(XIN)/8$  (middle-speed mode)



Fig. 37 Block diagram of multi-master I<sup>2</sup>C-BUS interface

\* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

### [I<sup>2</sup>C Data Shift Register (S0)] 001216

The  $I^2C$  data shift register (S0 : address 001216) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of  $\phi$  are required from the rising of the SCL clock until input to this register.

The I<sup>2</sup>C data shift register is in a write enable status only when the I<sup>2</sup>C-BUS interface enable bit (ES0 bit : bit 3 of address 1516) of the I<sup>2</sup>C control register is "1." The bit counter is reset by a write instruction to the I<sup>2</sup>C data shift register. When both the ES0 bit and the MST bit of the I<sup>2</sup>C status register (address 001416) are "1," the SCL is output by a write instruction to the I<sup>2</sup>C data shift register. Reading data from the I<sup>2</sup>C data shift register is always enabled regardless of the ES0 bit value.

#### [I<sup>2</sup>C Address Register (S0D)] 001316

The I<sup>2</sup>C address register (address 001316) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

#### •Bit 0: Read/write bit (RWB)

This is not used in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RWB) of the  $I^2C$  address register.

The RWB bit is cleared to "0" automatically when the stop condition is detected.

#### •Bits 1 to 7: Slave address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.



Fig. 38 Structure of I<sup>2</sup>C address register
## [I<sup>2</sup>C Clock Control Register (S2)] 001616

The  $I^2C$  clock control register (address 001616) is used to set ACK control, SCL mode and SCL frequency.

•Bits 0 to 4: SCL frequency control bits (CCR0-CCR4)

These bits control the SCL frequency. Refer to Table 12.

### •Bit 5: ScL mode specification bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is selected. When the bit is set to "1," the high-speed clock mode is selected.

When connecting the bus according to the high-speed mode I<sup>2</sup>C bus standard (maximum 400 kbits/s), use 8 MHz or more oscillation frequency f(XIN) and high-speed mode (2 division main clock). •Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to "0," the ACK return mode is selected and SDA goes to "L" at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is selected. The SDA is held in the "H" status at the occurrence of an ACK clock.

However, when the slave address agree with the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made "L" (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made "H" (ACK is not returned).

\*ACK clock: Clock for acknowledgment

#### •Bit 7: ACK clock bit (ACK)

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to "0," the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA "H") and receives the ACK bit generated by the data receiving device.

**Note:** Do not write data into the I<sup>2</sup>C clock control register during transfer. If data is written during transfer, the I<sup>2</sup>C clock generator is reset, so that data cannot be transferred normally.



Fig. 39 Structure of I<sup>2</sup>C clock control register

Table	12	Set	values	of	I <sup>2</sup> C	clock	control	register	and	Sc∟
		frec	uencv							

	nequency						
		ng val R4–C(				quency it : kHz) <b>(Note 1)</b>	
CCR4	CCR3	_		CCR0	Standard clock mode	High-speed clock mode	
0	0	0	0	0	Setting disabled	Setting disabled	
0	0	0	0	1	Setting disabled	Setting disabled	
0	0	0	1	0	Setting disabled	Setting disabled	
0	0	0	1	1	– (Note 2)	333	
0	0	1	0	0	– (Note 2)	250	
0	0	1	0	1	100	400 (Note 3)	
0	0	1	1	0	83.3	166	
:	:	:	÷	:	500/CCR value (Note 3)	1000/CCR value (Note 3)	
1	1	1	0	1	17.2	34.5	
1	1	1	1	0	16.6	33.3	
1	1	1	1	1	16.1	32.3	

**Notes 1:** Duty of SCL clock output is 50 %. The duty becomes 35 to 45 % only when the high-speed clock mode is selected and CCR value = 5 (400 kHz, at  $\phi$  = 4 MHz). "H" duration of the clock fluctuates from -4 to +2 cycles of  $\phi$  in the standard clock mode, and fluctuates from -2 to +2 cycles of  $\phi$  in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because "L" duration is extended instead of "H" duration reduction.

These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0.

- 2: Each value of SCL frequency exceeds the limit at  $\phi = 4$  MHz or more. When using these setting value, use  $\phi$  of 4 MHz or less.

 $\phi/(2 \times CCR \text{ value})$  High-speed clock mode (CCR value = 5) Do not set 0 to 2 as CCR value regardless of  $\phi$  frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.

## FUNCTIONAL DESCRIPTION

## [I<sup>2</sup>C Control Register (S1D)] 001516

The  $I^2C$  control register (address 001516) controls data communication format.

### •Bits 0 to 2: Bit counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. The  $I^2C$  interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK bit (bit 7 of address 001616)) have been transferred, and BC0 to BC2 are returned to "0002".

Also when a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

#### •Bit 3: I<sup>2</sup>C interface enable bit (ES0)

This bit enables to use the multi-master  $I^2C$ -BUS interface. When this bit is set to "0," the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ES0 = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (which are bits of the  $I^2C$  status register at address 001416 ).
- Writing data to the I<sup>2</sup>C data shift register (address 001216) is dis abled.

#### •Bit 4: Data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "(5) I<sup>2</sup>C Status Register," bit 1) is received, transfer processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

#### •Bit 5: Addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I<sup>2</sup>C address register (address 001316) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, and all the bits of the I<sup>2</sup>C address register are compared with address data.

#### •Bit 6: System clock stop selection bit (CLKSTP)

When executing the WIT or STP instruction, this bit selects the condition of system clock provided to the multi-master I<sup>2</sup>C-BUS interface. When this bit is set to "0," system clock and operation of the multi-master I<sup>2</sup>C-BUS interface stop by executing the WIT or STP instruction.

When this bit is set to "1," system clock and operation of the multimaster I<sup>2</sup>C-BUS interface do not stop even when the WIT instruction is executed.

When the system clock stop selection bit is "1," do not execute the STP instruction.

#### •Bit 7: I<sup>2</sup>C-BUS interface pin input level selection bit

This bit selects the input level of the SCL and SDA pins of the multi-master  $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\xspace$  BUS interface.



Fig. 40 Structure of I<sup>2</sup>C control register

## [I<sup>2</sup>C Status Register (S1)] 001416

The I<sup>2</sup>C status register (address 001416) controls the I<sup>2</sup>C-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

Set "00002" to the low-order 4 bits, because these bits become the reserved bits at writing.

#### •Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 001216).

#### •Bit 1: General call detecting flag (AD0)

When the ALS bit is "0," this bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition, or reset.

\*General call: The master transmits the general call address "0016" to all slaves.

#### •Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is "0".

- In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions:
  - The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-or-der 7 bits of the I<sup>2</sup>C address register (address 001316).
    A general call is received.
- ② In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition:
  - When the address data is compared with the I<sup>2</sup>C address register (8 bits consisting of slave address and RWB bit), the first bytes agree.
- ③ This bit is set to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 001216) when ES0 is set to "1" or reset.

#### •Bit 3: Arbitration lost\* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.

\*Arbitration lost :The status in which communication as a master is disabled.

#### •Bit 4: ScL pin Low hold bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from "1" to "0." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to "0" in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is "0," the ScL is kept in the "0" state and clock generation is disabled. Figure 42 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in one of the following conditions:

- Executing a write instruction to the I<sup>2</sup>C data shift register (address 001216). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ES0 bit is "0"
- At reset
- When writing "1" to the PIN bit by software
- The conditions in which the PIN bit is set to "0" are shown below:
- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

#### •Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the start condition, and is set to "0" by detecting the stop condition. The condition of these detecting is set by the start/stop condition setting bits (SSC4–SSC0) of the I<sup>2</sup>C start/stop condition control register (address 001716). When the ES0 bit (bit 3) of the I<sup>2</sup>C control register (address 001516) is "0" or reset, the BB flag is set to "0."

For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.

## FUNCTIONAL DESCRIPTION

#### •Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)

This bit decides a direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.

This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to "1" by hardware when all the following conditions are satisfied:

- When ALS is "0"
- In the slave reception mode or the slave transmission mode
- When the  $R/\overline{W}$  bit reception is "1"
- This bit is set to "0" in one of the following conditions:
- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing "1" to this bit by software is invalid by the START condition duplication preventing function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.

#### At reset

# •Bit 7: Communication mode specification bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.

- This bit is set to "0" in one of the following conditions.
- Immediately after completion of 1-byte data transfer when arbitration lost is detected
- When a STOP condition is detected.
- Writing "1" to this bit by software is invalid by the START condition duplication preventing function (Note).
- At reset
- Note: START condition duplication preventing function
  - The MST, TRX, and BB bits is set to "1" at the same time after confirming that the BB flag is "0" in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to "1" immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.



Fig. 41 Structure of I<sup>2</sup>C status register



Fig. 42 Interrupt request signal generating timing

## **START Condition Generating Method**

When writing "1" to the MST, TRX, and BB bits of the I<sup>2</sup>C status register (address 001416) at the same time after writing the slave address to the I<sup>2</sup>C data shift register (address 001216) with the condition in which the ES0 bit of the I<sup>2</sup>C control register (address 001516) and the BB flag are "0", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 43, the START condition generating timing diagram, and Table 13, the START condition generating timing table.



Fig. 43 START condition generating timing diagram

Table 13 START condition generating timing table

Item	START/STOP condition generating selection bit		High-speed clock mode
Setup	"0"	5.0 µs (20 cycles)	2.5 µs (10 cycles)
time	"1"	13.0 µs (52 cycles)	6.5 µs (26 cycles)
Hold	"0"	5.0 µs (20 cycles)	2.5 µs (10 cycles)
time	"1"	13.0 µs (52 cycles)	6.5 µs (26 cycles)

**Note:** Absolute time at  $\phi$  = 4 MHz. The value in parentheses denotes the number of  $\phi$  cycles.

### **STOP Condition Generating Method**

When the ES0 bit of the I<sup>2</sup>C control register (address 001516) is "1," write "1" to the MST and TRX bits, and write "0" to the BB bit of the I<sup>2</sup>C status register (address 001416) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 44, the STOP condition generating timing diagram, and Table 14, the STOP condition generating timing table.



Fig. 44 STOP condition generating timing diagram

Item	START/STOP condition generating selection bit		High-speed clock mode
Setup	"0"	5.5 µs (22 cycles)	3.0 µs (12 cycles)
time	"1"	13.5 µs (54 cycles)	7.0 µs (28 cycles)
Hold	"0"	5.5 µs (22 cycles)	3.0 µs (12 cycles)
time	"1"	13.5 µs (54 cycles)	7.0 µs (28 cycles)

Note: Absolute time at  $\phi$  = 4 MHz. The value in parentheses denotes the number of  $\phi$  cycles.

## **START/STOP Condition Detecting Operation**

The START/STOP condition detection operations are shown in Figures 45, 46, and Table 15. The START/STOP condition is set by the START/STOP condition set bit.

The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 15).

The BB flag is set to "1" by detecting the START condition and is reset to "0" by detecting the STOP condition.

The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 15, the BB flag set/ reset time.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "I<sup>2</sup>CIRQ" occurs to the CPU.



Fig. 45 START condition detecting timing diagram



Fig. 46 STOP condition detecting timing diagram

Table 15	START	condition/STOP	condition	detecting	conditions
----------	-------	----------------	-----------	-----------	------------

		-
	Standard clock mode	High-speed clock mode
SCL release time	SSC value + 1 cycle (6.25 µs)	4 cycles (1.0 μs)
Setup time	$\frac{\text{SSC value}}{2} + 1 \text{ cycle} < 4.0  \mu\text{s} (3.25  \mu\text{s})$	2 cycles (1.0 µs)
Hold time	$\frac{\text{SSC value}}{2} \text{ cycle < 4.0 } \mu \text{s} (3.0 \ \mu \text{s})$	2 cycles (0.5 µs)
BB flag set/ reset time	$\frac{\text{SSC value} - 1}{2} + 2 \text{ cycles } (3.375  \mu\text{s})$	3.5 cycles (0.875 μs)

Note: Unit : Cycle number of system clock  $\phi$ 

SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the I<sup>2</sup>C START/STOP condition control register is set to "1816" at  $\phi = 4$  MHz.

# [I<sup>2</sup>C START/STOP Condition Control Register (S2D)] 001716

The I<sup>2</sup>C START/STOP condition control register (address 001716) controls START/STOP condition detection.

#### •Bits 0 to 4: START/STOP condition set bit (SSC4-SSC0)

SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency f(XIN) because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 16.

Do not set "000002" or an odd number to the START/STOP condition set bit (SSC4 to SSC0).

#### •Bit 5: ScL/SDA interrupt pin polarity selection bit (SIP)

An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.

#### •Bit 6: ScL/SDA interrupt pin selection bit (SIS)

This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.

Note: When changing the setting of the ScL/SDA interrupt pin polarity selection bit, the ScL/SDA interrupt pin selection bit, or the I<sup>2</sup>C-BUS interface enable bit ES0, the ScL/SDA interrupt request bit may be set. When selecting the ScL/SDA interrupt source, disable the interrupt before the ScL/SDA interrupt pin polarity selection bit, the ScL/SDA interrupt pin selection bit, or the I<sup>2</sup>C-BUS interface enable bit ES0 is set. Reset the request bit to "0" after setting these bits, and enable the interrupt.

# •Bit 7: START/STOP condition generating selection bit (STSPSEL)

Setup/Hold time when the START/STOP condition is generated can be selected.

Cycle number of system clock becomes standard for setup/hold time. Additionally, setup/hold time is different between the START condition and the STP condition. (Refer to Tables 13 and 14.) Set "1" to this bit when the system clock frequency is 4 MHz or more.

## **Address Data Communication**

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.

## ① 7-bit addressing format

To adapt the 7-bit addressing format, set the 10BIT SAD bit of the  $l^2C$  control register (address 001516) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the  $l^2C$  address register (address 001316). At the time of this comparison, address comparison of the RWB bit of the  $l^2C$  address register (address 001316) is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 48, (1) and (2).

#### ② 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the  $l^2C$  control register (address 001516) to "1." An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the  $l^2C$  address register (address 001316). At the time of this comparison, an address comparison between the RWB bit of the  $l^2C$  address register (address 001316) and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit.

When the first-byte address data agree with the slave address, the AAS bit of the I<sup>2</sup>C status register (address 001416) is set to "1." After the second-byte address data is stored into the I<sup>2</sup>C data shift register (address 001216), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RWB bit of the I<sup>2</sup>C address register (address 001316) to "1" by software. This processing can make the 7-bit slave address and  $R/\overline{W}$  data agree, which are received after a RESTART condition is detected, with the value of the I<sup>2</sup>C address register (address 001316). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 48, (3) and (4).

# FUNCTIONAL DESCRIPTION





Table 16 Recommended set value	o START/STOP condition set bits	(SSC4–SSC0) for each oscillation frequency
--------------------------------	---------------------------------	--

Oscillation frequency f(XIN) (MHz)	Main clock divide ratio	System clock ¢ (MHz)	START/STOP condition control register	ScL release time (µs)	Setup time (µs)	Hold time (μs)
10	2	5	XXX11110	6.2 µs (31 cycles)	3.2 µs (16 cycles)	3.0 µs (15 cycles)
0	8 2	2 4	XXX11010	6.75 µs (27 cycles)	3.5 μs (14 cycles)	3.25 µs (13 cycles)
0			XXX11000	6.25 µs (25 cycles)	3.25 µs (13 cycles)	3.0 µs (12 cycles)
8	8	1	XXX00100	5.0 µs (5 cycles)	3.0 µs (3 cycles)	2.0 µs (2 cycles)
4 2	2 2	XXX01100	6.5 µs (13 cycles)	3.5 µs (7 cycles)	3.0 µs (6 cycles)	
	2	2 2	XXX01010	5.5 µs (11 cycles)	3.0 µs (6 cycles)	2.5 µs (5 cycles)
2	2	1	XXX00100	5.0 µs (5 cycles)	3.0 µs (3 cycles)	2.0 µs (2 cycles)

Note: Do not set "000002" or an odd number to the START/STOP condition set bit (SSC4 to SSC0).



Fig. 48 Address data communication format

## **Example of Master Transmission**

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- $\odot$  Set a slave address in the high-order 7 bits of the I^2C address register (address 001316) and "0" into the RWB bit.
- $^{\odot}$  Set the ACK return mode and ScL = 100 kHz by setting "8516" in the I<sup>2</sup>C clock control register (address 001616).
- ③ Set "0016" in the I<sup>2</sup>C status register (address 001416) so that transmission/reception mode can become initializing condition.
- ④ Set a communication enable status by setting "0816" in the I<sup>2</sup>C control register (address 001516).
- ⑤ Confirm the bus free condition by the BB flag of the I<sup>2</sup>C status register (address 001416).
- (6) Set the address data of the destination of transmission in the high-order 7 bits of the I<sup>2</sup>C data shift register (address 001216) and set "0" in the least significant bit.
- ⑦ Set "F016" in the I<sup>2</sup>C status register (address 001416) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
- I Set transmit data in the I<sup>2</sup>C data shift register (address 001216). At this time, an ScL and an ACK clock automatically occur.
- When transmitting control data of more than 1 byte, repeat step
   8.
- Image: Set "D016" in the I<sup>2</sup>C status register (address 001416) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

## **Example of Slave Reception**

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode and using the addressing format is shown below.

- Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (address 001316) and "0" in the RWB bit.
- @ Set the no ACK clock mode and ScL = 400 kHz by setting "2516" in the I<sup>2</sup>C clock control register (address 001616).
- ③ Set "0016" in the I<sup>2</sup>C status register (address 001416) so that transmission/reception mode can become initializing condition.
- ④ Set a communication enable status by setting "0816" in the I<sup>2</sup>C control register (address 001516).
- ⑤ When a START condition is received, an address comparison is performed.
- 6 •When all transmitted addresses are "0" (general call):
- AD0 of the I<sup>2</sup>C status register (address 001416) is set to "1" and an interrupt request signal occurs.
- When the transmitted addresses agree with the address set in ①:

AAS of the I<sup>2</sup>C status register (address 001416) is set to "1" and an interrupt request signal occurs.

- In the cases other than the above AD0 and AAS of the I<sup>2</sup>C status register (address 001416) are set to "0" and no interrupt request signal occurs.
- $\ensuremath{\textcircled{O}}$  Set dummy data in the I²C data shift register (address 001216).
- $\ensuremath{\circledast}$  When receiving control data of more than 1 byte, repeat step  $\ensuremath{\mathcal{O}}$ .
- (9) When a STOP condition is detected, the communication ends.

## ■Precautions when using multi-master I<sup>2</sup>C-BUS interface

#### (1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master  $I^2$ C-BUS interface are described below.

- I<sup>2</sup>C data shift register (S0: address 001216) When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
- I<sup>2</sup>C address register (S0D: address 001316)
   When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RWB) at the above timing.
- I<sup>2</sup>C status register (S1: address 001416)
   Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.
- I<sup>2</sup>C control register (S1D: address 001516)
   When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter (BC0-BC2) at the above timing.
- I<sup>2</sup>C clock control register (S2: address 001616) The read-modify-write instruction can be executed for this register.
- I<sup>2</sup>C START/STOP condition control register (S2D: address 001716)

The read-modify-write instruction can be executed for this register.

# HARDWARE FUNCTIONAL DESCRIPTION

### (2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described in Items 2 to 5 below.

LDA —	(Taking out of slave address value)
SEI	(Interrupt disabled)
BBS 5, S1, BUSBUSY	(BB flag confirming and branch process)
BUSFREE:	
STA S0	(Writing of slave address value)
LDM #\$F0, S1	(Trigger of START condition generating)
CLI	(Interrupt enabled)
BUSBUSY:	
CĻI	(Interrupt enabled)

- 2. Use "Branch on Bit Set" of "BBS 5, \$0014, -" for the BB flag confirming and branch process.
- Use "STA \$12, STX \$12" or "STY \$12" of the zero page addressing instruction for writing the slave address value to the I<sup>2</sup>C data shift register.
- 4. Execute the branch instruction of Item 2 and the store instruction of Item 3 continuously, as shown in the procedure example above.
- 5. Disable interrupts during the following three process steps:
  - BB flag confirming
  - Writing of slave address value
  - Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.

### (3) RESTART condition generating procedure

This procedure cannot be applied to M38867M8A and M38867E8A when the external memory is used and the bus cycle is extended by  $\overline{\text{ONW}}$  function.

1. Procedure example (The necessary conditions for the procedure are described in items 2 to 4 below.)

Execute the following procedure when the PIN bit is "0."

LDM #\$00, S1	(Select slave receive mode)
LDA—	(Take out of slave address value)
SEI	(Disable interrupt)
STA S0	(Write slave address value)
LDM #\$F0, S1	(Trigger RESTART condition generation)
ÇLI	(Enable interrupt)
:	

 Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified as input to the BB bit.

The TRX bit becomes "0" and the SDA pin is released.

- The ScL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register.
- 4. Disable interrupts during the following two process steps:
  - Write slave address value
  - Trigger RESTART condition generation

#### (4) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. Because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." Because it may become the same as above.

#### (5) Process of after STOP condition generating

Do not write data in the  $I^2C$  data shift register S0 and the  $I^2C$  status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. Because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

#### (6) STOP condition input at 7th clock pulse

The SDA line may be held at LOW even if flag BB is set to "0" when all the following conditions are satisfied:

In the slave mode

•The STOP condition is input at the 7th clock pulse while receiving a slave address or data.

•The clock pulse is continuously input.

#### Countermeasure:

Write dummy data to the I<sup>2</sup>C shift register or reset the ES0 bit in the S1D register (ES0 = "L"  $\rightarrow$  ES0 = "H") during a stop condition interrupt routine with flag PIN = "1".

Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to "0", the SDA pin becomes a general-purpose port; the port must be set to input mode or output "H".

#### (7) ES0 bit switch

In standard clock mode when SSC = "000102" or in high-speed clock mode, flag BB may switch to "1" if ES0 bit is set to "1" when SDA is "L".

#### Countermeasure:

Set ES0 to "1" when SDA is "H".

## A-D CONVERTER [A-D Conversion Register 1,2 (AD1, AD2)] 003516, 003816

The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

Bit 7 of the A-D conversion register 2 is the conversion mode selection bit. When this bit is set to "0," the A-D converter becomes the 10-bit A-D mode. When this bit is set to "1," that becomes the 8-bit A-D mode. The conversion result of the 8-bit A-D mode is stored in the A-D conversion register 1. As for 10-bit A-D mode, 10-bit reading or 8-bit reading can be performed by selecting the reading procedure of the A-D conversion register 1, 2 after A-D conversion is completed (in Figure 50).

The A-D conversion register 1 performs the 8-bit reading inclined to MSB after reset, the A-D conversion is started, or reading of the A-D converter register 1 is generated; and the register becomes the 8-bit reading inclined to LSB after the A-D converter register 2 is generated.

## [AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion.

## **Comparison Voltage Generator**

The comparison voltage generator divides the voltage between AVss and VREF into 1024, and outputs the divided voltages in the 10-bit A-D mode (256 division in 8-bit A-D mode).

The A-D converter successively compares the comparison voltage  $\mathsf{V}_{\mathsf{ref}}$  in each mode, dividing the  $\mathsf{V}_{\mathsf{REF}}$  (see below), with the input voltage.

• 10-bit A-D mode (10-bit reading)

$$V_{ref} = \frac{VREF}{1024} \times n (n = 0-1023)$$

• 10-bit A-D mode (8-bit reading)

$$V_{ref} = \frac{V_{REF}}{256} \times n (n = 0-255)$$

 $V_{ref} = \frac{V_{REF}}{256} \times (n-0.5) (n = 1-255) \\ = 0 (n = 0)$ 

### **Channel Selector**

The channel selector selects one of ports P60/AN0 to P67/AN7, and inputs the voltage to the comparator.

## **Comparator and Control Circuit**

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the A-D conversion registers 1, 2. When an A-D conversion is completed, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set  $f(X_{\text{IN}})$  to 500 kHz or more during an A-D conversion.



Fig. 49 Structure of AD/DA control register



Fig. 50 Structure of 10-bit A-D mode reading

# FUNCTIONAL DESCRIPTION



Fig. 51 Block diagram of A-D converter

## FUNCTIONAL DESCRIPTION

## **D-A CONVERTER**

The 3886 group has two internal D-A converters (DA1 and DA2) with 8-bit resolution.

The D-A converter is performed by setting the value in each D-A conversion register. The result of D-A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".

When using the D-A converter, the corresponding port direction register bit (P56/DA1/PWM01 or P57/DA2/PWM11) must be set to "0" (input status).

The output analog voltage V is determined by the value n (decimal notation) in the D-A conversion register as follows:

#### $V = VREF \times n/256 (n = 0 to 255)$

Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", the DA output enable bits are cleared to "0", and the P56/DA1/PWM01 and P57/DA2/PWM11 pins become high impedance.

The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.

Set Vcc to 4.0 V or more when using the D-A converter.



Fig. 52 Block diagram of D-A converter



Fig. 53 Equivalent connection circuit of D-A converter (DA1)

## COMPARATOR CIRCUIT Comparator Configuration

The comparator circuit consists of resistors, comparators, a comparator control circuit, the comparator reference input selection bit (bit 7 of address 001D16), a comparator data register (address 002D16), the comparator reference power source input pin (P00/ P3REF) and analog signal input pins (P30–P37). The analog input pin (P30–P37) also functions as an ordinary digital port.

## **Comparator Operation**

To activate the comparator, first set port P3 to input mode by setting the corresponding direction register (address 000716) to "0" to use port P3 as an analog voltage input pin. The internal fixed analog voltage (Vcc  $\times$  29/32) can be generated by setting "1" to the comparator reference input selection bit (bit 7) of the serial I/O2 control register (address 001D16). (The internal fixed analog voltage becomes about 4.5 V at Vcc = 5.0 V.) When setting "0" to the comparator reference input selection bit, the P00/P3REF pin becomes the comparator reference power source input pin and it is possible to input the comparator reference power source optionally from the external. The voltage comparison is immediately performed by the writing operation to the comparator data register (address 002D16). After 14 cycles of the internal system clock  $\phi$  (the time required for the comparison), the comparison result is stored in the comparator data register (address 002D16).

If the analog input voltage is greater than the internal reference voltage, each bit of this register is "1"; if it is less than the internal reference voltage, each bit of this register is "0". To perform another comparison, the voltage comparison must be performed again by writing to the comparator data register (address 002D16). Read the result when 14 cycles of  $\phi$  or more have passed after the comparator operation starts. The ladder resistor is turned on during 14 cycles of  $\phi$ , which is required for the comparison, and the reference voltage is generated. An unnecessary current is not consumed because the ladder resistor is turned off while the comparator operation is not performed. Since the comparator consists of capacitor coupling, the electric charge is lost if the clock frequency is low.

Keep that the clock frequency is 1 MHz or more during the comparator operation. Do not execute the STP, WIT, or port P3 I/O instruction.



Fig. 54 Comparator circuit

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.

### **Standard Operation of Watchdog Timer**

When any data is not written into the watchdog timer control register (address 001E16) after resetting, the watchdog timer is in the stop state. The watchdog timer starts to count down by writing an optional value into the watchdog timer control register (address 001E16) and an internal reset occurs at an underflow of the watchdog timer H.

Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 001E16) may be started before an underflow. When the watchdog timer control register (address 001E16) is read, the values of the high-order 6 bits of the watchdog timer H, STP instruction disable bit, and watchdog timer H count source selection bit are read.

### Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register (address 001E16), each watchdog timer H and L is set to "FF16."

#### •Watchdog timer H count source selection bit operation

Bit 7 of the watchdog timer control register (address 001E16) permits selecting a watchdog timer H count source. When this bit is set to "0", the count source becomes the underflow signal of watchdog timer L. The detection time is set to f(XIN)=131.072 ms at 8 MHz frequency and f(XCIN)=32.768 s at 32 kHz frequency. When this bit is set to "1", the count source becomes the signal divided by 16 for f(XIN) (or f(XCIN)). The detection time in this case is set to  $f(XIN)=512 \ \mu$ s at 8 MHz frequency and  $f(XCIN)=128 \ ms$  at 32 kHz frequency. This bit is cleared to "0" after resetting.

#### Operation of STP instruction disable bit

Bit 6 of the watchdog timer control register (address 001E16) permits disabling the STP instruction when the watchdog timer is in operation.

When this bit is "0", the STP instruction is enabled.

When this bit is "1", the STP instruction is disabled.

Once the STP instruction is executed, an internal reset occurs. When this bit is set to "1", it cannot be rewritten to "0" by program. This bit is cleared to "0" after resetting.



Fig. 55 Block diagram of Watchdog timer



Fig. 56 Structure of Watchdog timer control register

# FUNCTIONAL DESCRIPTION

## **RESET CIRCUIT**

To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. Then the RESET pin is returned to an "H" level (the power source voltage should be between 2.7 V and 5.5 V (4.0 V to 5.5 V for flash memory version), and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.54 V for Vcc of 2.7 V. For flash memory version, make sure that the reset input voltage is less than 0.8 V for Vcc of 4.0 V.







Fig. 58 Reset sequence

٦

## FUNCTIONAL DESCRIPTION

		Address Register contents		Address Register contents
(1)	Port P0 (P0)	000016 0016	(33) Prescaler 12 (PRE12)	002016 FF16
(2)	Port P0 direction register (P0D)	000116 0016	(34) Timer 1 (T1)	002116 0116
(3)	Port P1 (P1)	000216 0016	(35) Timer 2 (T2)	002216 FF16
(4)	Port P1 direction register (P1D)	000316 0016	(36) Timer XY mode register (TM)	002316 0016
5)	Port P2 (P2)	000416 0016	(37) Prescaler X (PREX)	002416 FF16
6)	Port P2 direction register (P2D)	000516 0016	(38) Timer X (TX)	002516 FF16
7)	Port P3 (P3)	000616 0016	(39) Prescaler Y (PREY)	002616 FF16
8)	Port P3 direction register (P3D)	000716 0016	(40) Timer Y (TY)	0027 <sub>16</sub> FF <sub>16</sub>
9)	Port P4 (P4)	000816 0016	(41) Data bus buffer register 0 (DBB0)	0028 <sub>16</sub> XXXXXXXX
10)	Port P4 direction register (P4D)	000916 0016	(42) Data bus buffer status register 0 (DBBSTS0)	002916 0016
11)	Port P5 (P5)	000A16 0016	(43) Data bus buffer control register (DBBCON)	002A16 0016
12)	Port P5 direction register (P5D)	000B16 0016	(44) Data bus buffer register 1 (DBB1)	002B16 X X X X X X X X
13)	Port P6 (P6)	000C160016	(45) Data bus buffer status register 1 (DBBSTS1)	002C16 0016
14)	Port P6 direction register (P6D)	000D16 0016	(46) Comparator data register (CMPD)	002D16 X X X X X X X X
15)	Port P7 (P7)	000E16 0016	(47) Port control register 1 (PCTL1)	002E16 0016
16)	Port P7 direction register (P7D)	000F16 0016	(48) Port control register 2 (PCTL2)	002F16 0016
17)	Port P8 (P8)	001016 0016	(49) PWM0H register (PWM0H)	003016 XXXXXXXXX
18)	Port P8 direction register (P8D)	001116 0016	(50) PWM0L register (PWM0L)	0031 <sub>16</sub> X 0 X X X X X X
19)	I <sup>2</sup> C data shift register (S0)	001216 <mark>XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX</mark>	(51) PWM1H register (PWM1H)	003216 XXXXXXXXX
20)	I <sup>2</sup> C address register (S0D)	001316 0016	(52) PWM1L register (PWM1L)	003316 X 0 X X X X X X
21)	I <sup>2</sup> C status register (S1)	001416000100X	(53) AD/DA control register (ADCON)	003416 00001000
22)	I <sup>2</sup> C control register (S1D)	001516 0016	(54) A-D conversion register 1 (AD1)	0035 <sub>16</sub> XXXXXXXX
23)	I <sup>2</sup> C clock control register (S2)	001616 0016	(55) D-A1 conversion register (DA1)	003616 0016
24)	I <sup>2</sup> C start/stop condition control register (S2D)	001716 0 0 0 1 1 0 1 0	(56) D-A2 conversion register (DA2)	003716 0016
25)	Transmit/Receive buffer register (TB/RB)	0018 <sub>16</sub> XXXXXXXXX	(57) A-D conversion register 2 (AD2)	003816 00000XX
26)	Serial I/O1 status register (SIO1STS)	001916 1 0 0 0 0 0 0 0	(58) Interrupt source selection register (INTSEL)	003916 0016
27)	Serial I/O1 control register (SIO1CON)	001A16 0016	(59) Interrupt edge selection register (INTEDGE)	003A16 0016
28)	UART control register (UARTCON)	001B16 1 1 1 0 0 0 0 0	(60) CPU mode register (CPUM)	003B16 0 1 0 0 1 0 * 0
29)	Baud rate generator (BRG)	001C16XXXXXXXXX	(61) Interrupt request register 1 (IREQ1)	003C16 0016
30)	Serial I/O2 control register (SIO2CON)	001D16 0016	(62) Interrupt request register 2 (IREQ2)	003D16 0016
31)	Watchdog timer control register (WDTCON)	001E16001111111	(63) Interrupt control register 1 (ICON1)	003E16 0016
32)	Serial I/O2 register (SIO2)	001F16XXXXXXXXX	(64) Interrupt control register 2 (ICON2)	003F16 0016
			(65) Flash memory control register (FCON)	0FFE16 0016
			(66) Flash command register (FCMD)	0FFF16 0016
No	te: * The initial values depend on level of th	e CNVSS pin.	(67) Processor status register	(PS) X X X X 1 X X
	X : Not fixed Since the initial values for other than abo RAM contents are indefinite at reset, the	v	(68) Program counter	(PCH) FFFD16 contents
		,		

Fig. 59 Internal status at reset

(PCL) FFFC16 contents

## **CLOCK GENERATING CIRCUIT**

The 3886 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

## Frequency Control (1) Middle-speed mode

The internal clock  $\phi$  is the frequency of XIN divided by 8. After reset, this mode is selected.

## (2) High-speed mode

The internal clock  $\boldsymbol{\varphi}$  is half the frequency of XIN.

## (3) Low-speed mode

The internal clock  $\phi$  is half the frequency of XCIN.

### ■Note

If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN).

## (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1." When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

## Oscillation Control (1) Stop mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is "0," the prescaler 12 is set to "FF16" and timer 1 is set to "0116." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.

Either XIN or XCIN divided by 16 is input to the prescaler 12 as count source, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock  $\phi$  is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to "1" before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the RESET pin until the oscillation is stable since a wait time will not be generated.

## (2) Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level, but the oscillator does not stop. The internal clock  $\phi$  restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.



Fig. 60 Ceramic resonator circuit





## FUNCTIONAL DESCRIPTION



# FUNCTIONAL DESCRIPTION



## FUNCTIONAL DESCRIPTION

### PROCESSOR MODE

Single-chip mode, memory expansion mode, and microprocessor mode in the M38867M8A/E8A can be selected by changing the contents of the processor mode bits (CMo and CM1 : b1 and b0 of address 003B16). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

#### Table 17 Port functions in memory expansion mode and microprocessor mode

Port Name	Function		
Port P0	Outputs low-order 8 bits of address.		
Port P1	Outputs high-order 8 bits of address.		
Port P2	Operates as I/O pins for data D7 to D0 (including instruction code).		
Port P3	P30 and P31 function only as output pins (except that the port latch cannot be read).		
	P32 is the $\overline{\text{ONW}}$ input pin.		
P33 is the RESETOUT output pin. (Note)			
P34 is the $\phi$ output pin.			
P35 is the SYNC output pin.			
	P36 is the $\overline{\text{WR}}$ output pin, and P37 is the $\overline{\text{RD}}$ output pin.		

Note : If CNVss is connected to Vss, the microcomputer goes to single-  $\frac{chip \ mode}{RESETour}$  after a reset, so that this pin cannot be used as the  $\overline{RESETour}$  output pin.

### (1) Single-chip mode

Select this mode by resetting the microcomputer with CNVss connected to Vss.

### (2) Memory expansion mode

Select this mode by setting the processor mode bits (b1, b0) to "01" in software with CNVss connected to Vss. This mode enables external memory expansion while maintaining the validity of the internal ROM.

However, do not set this mode in the M38869M8A/MCA/MFA and the flash memory version.

### (3) Microprocessor mode

Select this mode by resetting the microcomputer with CNVss connected to Vcc, or by setting the processor mode bits to "10" in software with CNVss connected to Vss. In microprocessor mode, the internal ROM is no longer valid and external memory must be used.

Do not set this mode in the M38869M8A/MCA/MFA and the flash memory version.



Fig. 64 Memory maps in various processor modes



Fig. 65 Structure of CPU mode register

## **BUS CONTROL AT MEMORY EXPANSION**

The M38867M8A/E8A have a built-in  $\overline{\text{ONW}}$  function to facilitate access to an external (expanded) memory and I/O devices in memory expansion mode or microprocessor mode.

If an "L" level signal is input to the P32/ $\overline{ONW}$  pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of  $\phi$ . During this extended term, the  $\overline{RD}$ and  $\overline{WR}$  signals remain at "L." This extension function is valid only for writing to and reading from addresses 000016 to 000716 and 044016 to FFFF16, and only read and write cycles are extended.



Fig. 66 ONW function timing

## **EPROM MODE**

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. The One Time PROM version and the built-in EPROM version have the function of the M5M27C101 corresponding for writing to the built-in PROM. Set the address of PROM programmer in the user ROM area.

#### Table 18 Programming adapter

Package	Name of Programming Adapter
80P6Q-A	PCA4738H-80A
80D0	PCA4738L-80A

#### Table 19 PROM programmer setup

	PROM program	nmer setup	
Product name	Corresponding device	Writing area	ROM area of microcomputer
M38867E8AHP	M5M27C101K byte	0808016	808016
M38867E8AFS	program	0FFFD16	FFFD16

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 67 is recommended to verify programming.



Fig. 67 Programming and testing of One Time PROM version

## FLASH MEMORY MODE

The M38869FFAHP/GP has the flash memory mode in addition to the normal operation mode (microcomputer mode). The user can use this mode to perform read, program, and erase operations for the internal flash memory.

The M38869FFAHP/GP has three modes the user can choose: the parallel input/output and serial input/output mode, where the flash memory is handled by using the external programmer, and the CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU). The following explains these modes.

## (1) Flash memory mode 1 (parallel I/O mode)

The parallel I/O mode can be selected by connecting wires as shown in Figures 68 and supplying power to the VCc and VPP pins. In this mode, the M38869FFAHP/GP operates as an equivalent of MITSUBISHI'S CMOS flash memory M5M28F101. However, because the M38869FFAHP/GP's internal memory has a capacity of 60 Kbytes, programming is available for addresses 0100016 to 0FFF16, and make sure that the data in addresses 0000016 to 00FFF16 and addresses 1000016 to 1FFFF16 are FF16. Note also that the M38869FFAHP/GP does not contain a facility to read out a device identification code by applying a high voltage to address input (A9). Be careful not to erratically set program conditions when using a general-purpose PROM programmer.

Table 20 shows the pin assignments when operating in the parallel input/output mode.

# Table 20 Pin assignments of M38869FFAHP/GP when operating in the parallel input/output mode

	M38869FFAHP/GP	M5M28F101
Vcc	Vcc	Vcc
Vpp	CNVss	Vpp
Vss	Vss	Vss
Address input	Ports P0, P1, P31	A0–A16
Data I/O	Port P2	D0D7
CE	P36	CE
OE	P37	OE
WE	P33	WE

## Functional Outline (parallel input/output mode)

In the parallel input/output mode, the M38869FFAHP/GP allow the user to choose an operation mode between the read-only mode and the read/write mode (software command control mode) depending on the voltage applied to the VPP pin. When VPP = VPPL, the read-only mode is selected, and the user can choose one of three states (e.g., read, output disable, or standby) depending on inputs to the  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{WE}$  pins. When VPP = VPPH, the read/ write mode is selected, and the user can choose one of four states (e.g., read, output disable, standby, or write) depending on inputs to the CE, OE, and  $\overline{WE}$  pins. Table 21 shows assignment states of control input and each state.

### Read

The microcomputer enters the read state by driving the  $\overline{CE}$ , and  $\overline{OE}$  pins low and the  $\overline{WE}$  pin high; and the contents of memory corresponding to the address to be input to address input pins (A0–A16) are output to the data input/output pins (D0–D7).

#### Output disable

The microcomputer enters the output disable state by driving the  $\overline{CE}$  pin low and the  $\overline{WE}$  and  $\overline{OE}$  pins high; and the data input/output pins enter the floating state.

### Standby

The microcomputer enters the standby state by driving the CE pin high. The M38869FFAHP/GP is placed in a power-down state consuming only a minimal supply current. At this time, the data input/output pins enter the floating state.

### Write

The microcomputer enters the write state by driving the VPP pin high (VPP = VPPH) and then the  $\overline{WE}$  pin low when the  $\overline{CE}$  pin is low and the  $\overline{OE}$  pin is high. In this state, software commands can be input from the data input/output pins, and the user can choose program or erase operation depending on the contents of this software command.

### Table 21 Assignment sates of control input and each state

Mode	Pin	CE	ŌE	WE	Vpp	Data I/O
	Read	VIL	VIL	Vін	VPPL	Output
Read-only	Output disable	VIL	Viн	Vін	VPPL	Floating
	Standby	Vін	×	×	VPPL	Floating
	Read	VIL	VIL	Vін	VppH	Output
Read/Write	Output disable	VIL	Viн	Vін	VppH	Floating
Reau/White	Standby	Vін	×	×	VppH	Floating
	Write	VIL	Viн	VIL	VppH	Input

Note: × can be VIL or VIH.

Table 22	2 Pin description (flash memory parallel I/O mode)	
----------	--	--

Pin	Name	Input /Output	Functions
Vcc, Vss	Power supply	_	Supply 5 V ± 10 % to Vcc and 0 V to Vss.
CNVss	VPP input	Input	Connect to 5 V ± 10 % in read-only mode, connect to 11.7 to 12.6 V in read/write mode.
RESET	Reset input	Input	Connect to Vss.
Xin	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
Xout	Clock output	Output	
AVss	Analog supply input	-	Connect to Vss.
Vref	Reference voltage input	Input	Connect to Vss.
P00-P07	Address input (A0–A7)	Input	Port P0 functions as 8-bit address input (A0–A7).
P10–P17	Address input (A8–A15)	Input	Port P1 functions as 8-bit address input (A8–A15).
P20-P27	Data I/O (Do-D7)	I/O	Function as 8-bit data's I/O pins (D0–D7).
P30–P37	Control signal input	Input	P37, P36 and P33 function as the OE, CE and WE input pins respectively. P31 functions as
			the A16 input pin. Connect P30 and P32 to Vss. Input "H" or "L" to P34, P35, or keep
			them open.
P40-P47	Input port P4	Input	Connect P44, P46 to Vss. Input "H" or "L" to P40 - P43, P45, P47, or keep them open.
P50-P57	Input port P5	Input	Input "H" or "L", or keep them open.
P60-P67	Input port P6	Input	Input "H" or "L", or keep them open.
P70–P77	Input port P7	Input	Input "H" or "L", or keep them open.
P80-P87	Input port P8	Input	Input "H" or "L", or keep them open.

# FUNCTIONAL DESCRIPTION



Fig. 68 Pin connection of M38869FFAHP/GP when operating in parallel input/output mode

## **Read-only Mode**

The microcomputer enters the read-only mode by applying VPPL to the VPP pin. In this mode, the user can input the address of a memory location to be read and the control signals at the timing

shown in Figure 69, and the M38869FFAHP/GP will output the contents of the user's specified address from data I/O pin to the external. In this mode, the user cannot perform any operation other than read.



Fig. 69 Read timing

### **Read/Write Mode**

The microcomputer enters the read/write mode by applying VPPH to the VPP pin. In this mode, the user must first input a software command to choose the operation (e. g., read, program, or erase) to be performed on the flash memory (this is called the first cycle), and then input the information necessary for execution of the command (e.g., address and data) and control signals (this is called the second cycle). When this is done, the M38869FFAHP/GP executes the specified operation.

Table 23 Software command (Parallel input/output mode	Table 23	Software command	(Parallel in	put/output	mode)
---	----------	------------------	--------------	------------	-------

Table 23 shows the software commands and the input/output information in the first and the second cycles. The input address is latched internally at the falling edge of the  $\overline{\text{WE}}$  input; software commands and other input data are latched internally at the rising edge of the  $\overline{\text{WE}}$  input.

The following explains each software command. Refer to Figures 70 to 72 for details about the signal input/output timings.

Cumbal	First o	cycle	Second cycle		
Symbol	Address input	Data input	Address input	Data I/O	
Read	×	0016	Read address	Read data (Output)	
Program	×	4016	Program address	Program data (Input)	
Program verify	×	C016	×	Verify data (Output)	
Erase	×	2016	×	2016 (Input)	
Erase verify	Verify address	A016	×	Verify data (Output)	
Reset	×	FF16	×	FF16 (Input)	
Device identification	×	9016	ADI	DDI (Output)	

Note: ADI = Device identification address : manufacturer's code 0000016, device code 0000116 DDI = Device identification data : manufacturer's code 1C16, device code D016 X can be VIL or VIH.

#### Read command

The microcomputer enters the read mode by inputting command code "0016" in the first cycle. The command code is latched into the internal command latch at the rising edge of the  $\overline{WE}$  input. When the address of a memory location to be read is input in the second cycle, with control signals input at the timing shown in Figure 70, the M38869FFAHP/GP outputs the contents of the specified address from the data I/O pins to the external.

The read mode is retained until any other command is latched into the command latch. Consequently, once the M38869FFAHP/GP enters the read mode, the user can read out the successive memory contents simply by changing the input address and executing the second cycle only. Any command other than the read command must be input beginning from its command code over again each time the user execute it. The contents of the command latch immediately after power-on is 0016.



Fig. 70 Timings during reading

#### Program command

The microcomputer enters the program mode by inputting command code "4016" in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE input. When the address which indicates a program location and data is input in the second cycle, the M38869FFAHP/GP internally latches the address at the falling edge of the WE input and the data at the rising edge of the WE input. The M38869FFAHP/GP starts programming at the rising edge of the WE input in the second cycle and finishes programming within 10  $\mu$ s as measured by its internal timer. Programming is performed in units of bytes.

**Note:** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 73 for the programming flowchart.

#### • Program verify command

The microcomputer enters the program verify mode by inputting command code "C016" in the first cycle. This command is used to verify the programmed data after executing the program command. The command code is latched into the internal command latch at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 71, the M38869FFAHP/GP outputs the programmed address's contents to the external. Since the address is internally latched when the program command is executed, there is no need to input it in the second cycle.



Fig. 71 Input/output timings during programming (Verify data is output at the same timing as for read.)

#### • Erase command

The erase command is executed by inputting command code 2016 in the first cycle and command code 2016 again in the second cycle. The command code is latched into the internal command latch at the rising edges of the  $\overline{WE}$  input in the first cycle and in the second cycle, respectively. The erase operation is initiated at the rising edge of the  $\overline{WE}$  input in the second cycle, and the memory contents are collectively erased within 9.5 ms as measured by the internal timer. Note that data 0016 must be written to all memory locations before executing the erase command.

**Note:** An erase operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 73 for the erase flowchart.

#### • Erase verify command

The user must verify the contents of all addresses after completing the erase command. The microcomputer enters the erase verify mode by inputting the verify address and command code A016 in the first cycle. The address is internally latched at the falling edge of the  $\overline{WE}$  input, and the command code is internally latched at the rising edge of the  $\overline{WE}$  input. When control signals are input in the second cycle at the timing shown in Figure 72, the M38869FFAHP/GP outputs the contents of the specified address to the external.

Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of "erase → erase verify" over again. In this case, however, the user does not need to write data 0016 to memory locations before erasing.



Fig. 72 Input/output timings during erasing (verify data is output at the same timing as for read.)

#### Reset command

The reset command provides a means of stopping execution of the erase or program command safely. If the user inputs command code FF16 in the second cycle after inputting the erase or program command in the first cycle and again input command code FF16 in the third cycle, the erase or program command is disabled (i.e., reset), and the M38869FFAHP/GP is placed in the read mode. If the reset command is executed, the contents of the memory does not change.

#### • Device identification code command

By inputting command code 9016 in the first cycle, the user can read out the device identification code. The command code is latched into the internal command latch at the rising edge of the WE input. At this time, the user can read out manufacture's code 1C16 (i.e., MITSUBISHI) by inputting 000016 to the address input pins in the second cycle; the user can read out device code D016 (i. e., 1M-bit flash memory) by inputting 000116.

These command and data codes are input/output at the same timing as for read.

# HARDWARE FUNCTIONAL DESCRIPTION



Quarter	Parameter	Test see differen		Limits		Unit
Symbol		Test conditions –	Min.	Тур.	Max.	
ISB1		VCC = 5.5 V, CE = VIH			1	mA
ISB2	Vcc supply current (at standby)	Vcc = 5.5 V, $\overline{CE} = Vcc \pm 0.2 V$			100	μA
ICC1	Vcc supply current (at read)	VCC = 5.5 V, $\overline{CE}$ = VIL, tRC = 150 ns, IOUT = 0 mA			15	mA
ICC2	Vcc supply current (at program)	VPP = VPPH			15	mA
ICC3	Vcc supply current (at erase)	VPP = VPPH			15	mA
		0≤Vpp≤Vcc			10	μA
IPP1	VPP supply current (at read)	Vcc <vpp≤vcc +="" 1.0="" td="" v<=""><td></td><td></td><td>100</td><td>μA</td></vpp≤vcc>			100	μA
		VPP = VPPH			100	μA
IPP2	VPP supply current (at program)	VPP = VPPH			30	mA
IPP3	VPP supply current (at erase)	VPP = VPPH			30	mA
VIL	"L" input voltage		0		0.8	V
Vih	"H" input voltage		2.0		Vcc	V
Vol	"L" output voltage	IOL = 2.1 mA			0.45	V
VOH1	"H" output voltage	IOH = -400 μA	2.4			V
Voh2		ІОН = −100 μА	Vcc-0.4			V
VppL	VPP supply voltage (read only)		Vcc		Vcc + 1.0	V
VppH	VPP supply voltage (read/write)		11.7	12.0	12.6	V

## Table 24 DC ELECTRICAL CHARACTERISTICS (Ta = 25 °C, Vcc = 5 V $\pm$ 10 %, unless otherwise noted)

# AC ELECTRICAL CHARACTERISTICS (Ta = 25 °C, Vcc = 5 V $\pm$ 10 %, unless otherwise noted) Table 25 Read-only mode

Cumbal	Parameter		Limits	
Symbol	Parameter	Min.	Max.	Unit
tRC	Read cycle time	250		ns
ta(AD)	Address access time		250	ns
ta(CE)	CE access time		250	ns
ta(OE)	OE access time		100	ns
tCLZ	Output enable time (after CE)	0		ns
tolz	Output enable time (after OE)	0		ns
tDF	Output floating time (after OE)		35	ns
tDH .	Output valid time (after CE, OE, address)	0		ns
tWRR	Write recovery time (before read)	6		μs

#### Table 26 Read/Write mode

Sumbol	Parameter	Lin	nits	Unit
Symbol	Parameter	Min.	Max.	Unit
twc	Write cycle time	150		ns
tAS	Address set up time	0		ns
tah	Address hold time	60		ns
tDS	Data setup time	50		ns
tDH .	Data hold time	10		ns
tWRR	Write recovery time (before read)	6		μs
tRRW	Read recovery time (before write)	0		μs
tCS	CE setup time	20		ns
tCH	CE hold time	0		ns
tWP	Write pulse width	60		ns
tWPH	Write pulse waiting time	20		ns
tDP	Program time	10		μs
tDE	Erase time	9.5		ms
tvsc	VPP setup time	1		μs

Note: Read timing of Read/Write mode is same as Read-only mode.

# FUNCTIONAL DESCRIPTION

## (2) Flash memory mode 2 (serial I/O mode)

The M38869FFAHP/GP has a function to serially input/output the software commands, addresses, and data required for operation on the internal flash memory (e. g., read, program, and erase) using only a few pins. This is called the serial I/O (input/output) mode. This mode can be selected by driving the SDA (serial data input/output), SCLK (serial clock input ), and OE pins high after

connecting wires as shown in Figures 74 and powering on the Vcc pin and then applying VPPH to the VPP pin.

In the serial I/O mode, the user can use six types of software commands: read, program, program verify, erase, erase verify and error check.

Serial input/output is accomplished synchronously with the clock, beginning from the LSB (LSB first).



Fig. 74 Pin connection of M38869FFAHP/GP when operating in serial I/O mode

Pin	Name	Input /Output	Functions	
Vcc, Vss	Power supply	_	Supply 5 V ± 10 % to Vcc and 0 V to Vss.	
CNVss	VPP input	Input	Connect to 11.7 to 12.6 V.	
RESET	Reset input	Input	Connect to Vss.	
Xin	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.	
Xout	Clock output	Output		
AVss	Analog supply input	—	Connect to Vss.	
Vref	Reference voltage input	Input	Input an arbitrary level between the range of VSS and VCC.	
P00–P07	Input port P0	Input	Input "H" or "L", or keep them open.	
P10-P17	Input port P1	Input	Input "H" or "L", or keep them open.	
P20–P27	Input port P2	Input	Input "H" or "L", or keep them open.	
P30-P36	Input port P3	Input	Input "H" or "L", or keep them open.	
P37	Control signal input	Input	OE input pin	
P40–P43, P45	Input port P4	Input	Input "H" or "L" to P40 - P43, P45, or keep them open.	
P44	SDA I/O	I/O	This pin is for serial data I/O.	
P46	SCLK input	Input	This pin is for serial clock input.	
P47	BUSY output	Output	This pin is for BUSY signal output.	
P50–P57	Input port P5	Input	Input "H" or "L", or keep them open.	
P60–P67	Input port P6	Input	Input "H" or "L", or keep them open.	
P70–P77	Input port P7	Input	Input "H" or "L", or keep them open.	
P80–P87	Input port P8	Input	Input "H" or "L", or keep them open.	

Table 27 Pin description (flash memory serial I/O mode)

## Functional Outline (serial I/O mode)

In the serial I/O mode, data is transferred synchronously with the clock using serial input/output. The input data is read from the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse; the output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse.

Data is transferred in units of eight bits.

In the first transfer, the user inputs the command code. This is followed by address input and data input/output according to the contents of the command. Table 28 shows the software commands used in the serial I/O mode. The following explains each software command.

Number of transfers	First command	Second	Third	Fourth
Command	code input	Second		
Read	0016	Read address L (Input)	Read address H (Input)	Read data (Output)
Program	4016	Program address L (Input)	Program address H (Input)	Program data (Input)
Program verify	C016	Verify data (Output)		
Erase	2016	2016 (Input)		
Erase verify	A016	Verify address L (Input)	Verify address H (Input)	Verify data (Output)
Error check	8016	Error code (Output)		

#### Table 28 Software command (serial I/O mode)

### Read command

Input command code 0016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the  $\overline{OE}$  pin low. When this is done, the M38869FFAHP/GP reads out the contents of the specified address, and then latches

it into the internal data latch. When the  $\overline{OE}$  pin is released back high and serial clock is input to the SCLK pin, the read data that has been latched into the data latch is serially output from the SDA pin.



Fig. 75 Timings during reading

#### • Program command

Input command code 4016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and then program data. Programming is initiated at the last rising edge of the serial clock during program data transfer. The BUSY pin is driven high during program operation. Programming is completed within 10  $\mu$ s as measured by the internal timer, and the BUSY pin is pulled low.

**Note** : A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in the verification, the user must repeatedly execute the program command until the pass in the verification. Refer to Figure 73 for the programming flowchart.



Fig. 76 Timings during programming

#### • Program verify command

Input command code C016 in the first transfer. Proceed and drive the OE pin low. When this is done, the M38869FFAHP/GP verifyreads the programmed address's contents, and then latches it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin.



Fig. 77 Timings during program verify
#### • Erase command

Input command code 2016 in the first transfer and command code 2016 again in the second transfer. When this is done, the M38869FFAHP/GP executes an erase command. Erase is initiated at the last rising edge of the serial clock. The BUSY pin is driven high during the erase operation. Erase is completed within 9.5 ms as measured by the internal timer, and the BUSY pin is pulled low. Note that data 0016 must be written to all memory loca-

tions before executing the erase command.

**Note:** A erase operation is not completed by executing the erase command once. Always be sure to execute a erase verify command after executing the erase command. When the failure is found in the verification, the user must repeatedly execute the erase command until the pass in the verification. Refer to Figure 73 for the erase flowchart.



Fig. 78 Timings at erasing

#### • Erase verify command

The user must verify the contents of all addresses after completing the erase command. Input command code A016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the M38869FFAHP/GP reads out the contents of the specified address, and then latches it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin.

Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of "erase → erase verify" over again. In this case, however, the user does not need to write data 0016 to memory locations before erasing.





#### • Error check command

Input command code 8016 in the first transfer, and the M38869FFAHP/GP outputs error information from the SDA pin, beginning at the next falling edge of the serial clock. If the LSB bit of the 8-bit error information is 1, it indicates that a command error has occurred. A command error means that some invalid commands other than commands shown in Table 28 has been input. When a command error occurs, the serial communication circuit sets the corresponding flag and stops functioning to avoid an erroneous programming or erase. When being placed in this state, the serial communication circuit does not accept the subsequent serial clock and data (even including an error check command). Therefore, if the user wants to execute an error check command,

temporarily drop the VPP pin input to the VPPL level to terminate the serial input/output mode. Then, place the M38869FFAHP/GP into the serial I/O mode back again. The serial communication circuit is reset by this operation and is ready to accept commands. The error flag alone is not cleared by this operation, so the user can examine the serial communication circuit's error conditions before reset. This examination is done by the first execution of an error check command after the reset. The error flag is cleared when the user has executed the error check command. Because the error flag is undefined immediately after power-on, always be sure to execute the error check command.



Fig. 80 Timings at error checking

**Note:** The programming/erasing algorithm flow chart of the serial I/O mode is the same as that of the parallel I/O mode. Refer to Figure 73.

# HARDWARE

# FUNCTIONAL DESCRIPTION

### DC ELECTRICAL CHARACTERISTICS (Ta = 25 °C, Vcc = 5 V ± 10 %, VPP = 11.7 to 12.6 V, unless otherwise noted)

ICC, IPP-relevant standards during read, program, and erase are the same as in the parallel input/output mode. VIH, VIL, VOH, VOL, IIH, and IIL for the SCLK, SDA, BUSY, OE pins conform to the microcomputer modes.

#### Table 29 AC Electrical characteristics

(Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 11.7 to 12.6 V, f(XIN) = 10 MHz, unless otherwise noted)

Symbol	Parameter	Lir	nits	Unit
Symbol	Falallelel	Min.	Max.	
tCH	Serial transmission interval	500(Note 1)		ns
tCR	Read waiting time after transmission	500(Note 1)		ns
tWR	Read pulse width	400(Note 2)		ns
tRC	Transfer waiting time after read	500(Note 1)		ns
tCRPV	Waiting time before program verify	6		μs
tWP	Programming time		10	μs
tPC	Transfer waiting time after programming	500(Note 1)		ns
tCREV	Waiting time before erase verify	6		ns
tWE	Erase time		9.5	ns
tEC	Transfer waiting time after erase	500(Note 1)		ns
tc(CK)	SCLK input cycle time	250		ns
tw(CKH)	SCLK high-level pulse width	100		ns
tw(CKL)	SCLK low-level pulse width	100		ns
tr(CK)	SCLK rise time	20		ns
tf(CK)	SCLK fall time	20		ns
td(C-Q)	SDA output delay time	0	90	ns
th(C-Q)	SDA output hold time	0		ns
th(C-E)	SDA output hold time (only the 8th bit)	150(Note 3)	250(Note 4)	ns
tsu(D-C)	SDA input set up time	30		ns
th(C-D)	SDA input hold time	90		ns

Notes 1: When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 1.

Formula 1 :  $\frac{5000}{f(XIN)} \times 10^6$ 

**2:** When  $f(X_{IN}) = 10$  MHz or less, calculate the minimum value according to formula 2.

```
Formula 2 : \frac{4000}{f(XIN)} \times 10^6
```

3: When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 3.

Formula 3 : 
$$\frac{1500}{f(XIN)} \times 10^6$$

**4:** When  $f(X_{IN}) = 10$  MHz or less, calculate the minimum value according to formula 4

Formula 4 :  $\frac{2500}{f(XIN)} \times 10^6$ 

# AC waveforms



Test conditions for AC characteristics

- Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Input timing voltage : VIL = 0.2 VCC, VIH = 0.8 VCC

# (3) Flash memory mode 3 (CPU reprogramming mode)

The M38869FFAHP/GP has the CPU reprogramming mode where a built-in flash memory is handled by the central processing unit (CPU).

In CPU reprogramming mode, the flash memory is handled by writing and reading to/from the flash memory control register (see Figure 81) and the flash command register (see Figure 82).

The CNVss pin is used as the VPP power supply pin in CPU reprogramming mode. It is necessary to apply the power-supply voltage of VPPH from the external to this pin.

# Functional Outline (CPU reprogramming mode)

Figure 81 shows the flash memory control register bit configuration. Figure 82 shows the flash command register bit configuration.

Bit 0 of the flash memory control register is the CPU reprogramming mode select bit. When this bit is set to "1" and VPPH is applied to the CNVss/VPP pin, the CPU reprogramming mode is selected. Whether the CPU reprogramming mode is realized or not is judged by reading the CPU reprogramming mode monitor flag (bit 2 of the flash memory control register).

Bit 1 is a busy flag which becomes "1" during erase and program execution.

Whether each operation has been completed or not is judged by checking this flag after execution of each erase or program command.

Bits 4, 5 of the flash memory control register are the erase/program area select bits. These bits specify an area where erase and program is operated. When the erase command is executed after an area is specified by these bits, only the specified area is erased. Programming is enabled only for the specified area: programming is disabled for all other areas.

When CPU reprogramming mode is valid, the area not specified by the erase/program area select bits cannot be read out.

Transfer the CPU reprogramming mode control program to internal RAM before entering the CPU reprogramming mode, and then execute this program on internal RAM.

If an interrupt occurs while this program is being executed, the flash memory area is accessed, but normal operations cannot be performed because the flash memory area cannot be read out. Execute processes such as interrupt disable during the CPU reprogramming mode control program.

Figure 83 shows the CPU mode register bit configuration in the CPU reprogramming mode. Set bits 1 and 0 to "00" (single-chip mode) in the CPU reprogramming mode.



Fig. 81 Flash memory control register bit configuration

# FUNCTIONAL DESCRIPTION

#### CPU reprogramming mode operation procedure

The operation procedure in CPU reprogramming mode is described below.

- < Beginning procedure >
- ① Apply 0 V to the CNVss/VPP pin for reset release.
- ② After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
- 3 Set "1" to the CPU reprogramming mode select bit.
- ④ Apply VPPH to the CNVss/VPP pin.
- ⑤ Wait till CNVss/VPP pin becomes 12 V.
- Read the CPU reprogramming mode monitor flag to confirm whether the CPU reprogramming mode is valid.
- $\ensuremath{\mathbb{C}}$  The operation of the flash memory is executed by software-command-writing to the flash command register .

Note: The following are necessary other than this:

- •Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory
- Initial setting for ports etc.Writing to the watchdog timer

- < Release procedure >
- Apply 0V to the CNVss/VPP pin.
- 2 Wait till CNVss/VPP pin becomes 0V.
- 3 Set the CPU reprogramming mode select bit to "0."

Each software command is explained as follows.

#### Read command

When "0016" is written to the flash command register, the M38869FFAHP/GP enters the read mode. The contents of the corresponding address can be read by reading the flash memory (For instance, with the LDA instruction etc.) under this condition. The read mode is maintained until another command code is written to the flash command register. Accordingly, after setting the read mode once, the contents of the flash memory can continuously be read.

After reset and after the reset command is executed, the read mode is set.







Fig. 83 CPU mode register bit configuration in CPU rewriting mode

# FUNCTIONAL DESCRIPTION

#### • Program command

When "4016" is written to the flash command register, the M38869FFAHP/GP enters the program mode.

Subsequently to this, if the instruction (for instance, STA instruction) for writing byte data in the address to be programmed is executed, the control circuit of the flash memory executes the program. The erase/program busy flag of the flash memory control register is set to "1" when the program starts, and becomes "0" when the program is completed. Accordingly, after the write instruction is executed, CPU can recognize the completion of the program by polling this bit.

The programmed area must be specified beforehand by the erase/ program area select bits.

During programming, watchdog timer stops with "FFFF16" set.

**Note:** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 84 for the flow chart of the programming.

#### • Program verify command

When "C016" is written to the flash command register, the M38869FFAHP/GP enters the program verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified (i.e., previously programmed address), the contents which has been written to the address actually is read.

CPU compares this read data with data which has been written by the previous program command. In consequence of the comparison, if not agreeing, the operation of "program  $\rightarrow$  program verify" must be executed again.

#### • Erase command

When writing "2016" twice continuously to the flash command register, the flash memory control circuit performs erase to the area specified beforehand by the erase/program area select bits.

Erase/program busy flag of the flash memory control register becomes "1" when erase begins, and it becomes "0" when erase completes. Accordingly, CPU can recognize the completion of erase by polling this bit.

Data "0016" must be written to all areas to be erased by the program and the program verify commands before the erase command is executed.

During erasing, watchdog timer stops with "FFFF16" set.

**Note:** The erasing operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 84 for the erasing flowchart.

#### • Erase verify command

When "A016" is written to the flash command register, the M38869FFAHP/GP enters the erase verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified, the contents of the address is read.

CPU must erase and verify to all erased areas in a unit of address.

If the address of which data is not "FF16" (i.e., data is not erased) is found, it is necessary to discontinue erasure verification there, and execute the operation of "erase  $\rightarrow$  erase verify" again.

Note: By executing the operation of "erase → erase verify" again when the memory not erased is found. It is unnecessary to write data "0016" before erasing in this case.

#### Reset command

The reset command is a command to discontinue the program or erase command on the way. When "FF16" is written to the command register two times continuously after "4016" or "2016" is written to the flash command register, the program, or erase command becomes invalid (reset), and the M38869FFAHP/GP enters the reset mode. The contents of the memory does not change even if the reset command is executed.

## **DC Electric Characteristics**

**Note:** The characteristic concerning the flash memory part are the same as the characteristic of the parallel I/O mode.

## **AC Electric Characteristics**

**Note:** The characteristics are the same as the characteristic of the microcomputer mode.

# HARDWARE FUNCTIONAL DESCRIPTION



Fig. 84 Flowchart of program/erase operation at CPU reprogramming mode

# NOTES ON PROGRAMMING

# NOTES ON PROGRAMMING

## **Processor Status Register**

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## **Decimal Calculations**

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

## Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

#### **Multiplication and Division Instructions**

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{SRDY1}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{SRDY1}$  output enable bit to "1."

Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed. SOUT2 pin for serial I/O2 goes to high impedance after transfer is completed.

When in serial I/O1 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H."

# **A-D Converter**

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.

Therefore, make sure that  $f(X{\ensuremath{\mathsf{N}}}{\ensuremath{\mathsf{N}}})$  is at least on 500 kHz during an A-D conversion.

Do not execute the STP instruction during an A-D conversion.

# **D-A Converter**

The accuracy of the D-A converter becomes rapidly poor under the Vcc = 4.0 V or less condition; a supply voltage of Vcc  $\ge$  4.0 V is recommended. When a D-A converter is not used, set all values of D-Ai conversion registers (i=1, 2) to "0016."

# Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The period of the internal clock  $\phi$  is half of the XIN period in high-speed mode.

When the  $\overline{\text{ONW}}$  function is used in modes other than single-chip mode, the period of the internal clock  $\phi$  may be four times that of the XIN.

# NOTES ON USAGE/DATA REQUIRED FOR MASK ORDERS AND ONE TIME PROM PROGRAMMING ORDERS

# NOTES ON USAGE

## Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin), between power source pin (Vcc pin) and analog power source input pin (AVss pin). Connect the same kind of capacitor between program power source pin (CNVss/VPP) and GND pin when executing on-board reprogramming of flash memory version. Make sure the connection between each pin is as short as possible. We recommend using a ceramic capacitor of 0.01  $\mu$ F to 0.1  $\mu$ F.

## EPROM version/One Time PROM version/ Flash memory version

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well.

To improve the noise reduction, connect a track between CNVss pin and Vss pin or Vcc pin with 1 to 10 k $\Omega$  resistance.

The mask ROM version track of CNVss pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.

# **Erasing of Flash memory version**

For the parallel I/O mode and the serial I/O mode, set addresses 0100016 to 0FFFF16 as the memory area to be erased. If an incorrect address is set as the memory area to be erased, the product may be permanently damaged.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1.Mask ROM Confirmation Form\*1
- 2.Mark Specification Form\*2
- 3. Data to be written to ROM, in EPROM form (three identical copies)

# DATA REQUIRED FOR One Time PROM PROGRAMMING ORDERS

The following are necessary when ordering a PROM programming service:

- 1.ROM Programming Confirmation Form\*1
- 2.Mark Specification Form\*2
- 3. Data to be programmed to PROM, in EPROM form (three identical copies)

For the mask ROM confirmation, the ROM programming confirmation, and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage.

#### \*1 Mask ROM Confirmation Forms

http://www.infomicom.mesc.co.jp/38000/38ordere.htm

\*2 Mark Specification Forms

http://www.infomicom.mesc.co.jp/mela/markform.htm

## FUNCTIONAL DESCRIPTION SUPPLEMENT **A-D Converter**

A-D conversion is started by setting AD conversion completion bit to "0." During A-D conversion, internal operations are performed as follows.

- 1. After the start of A-D conversion, A-D conversion register goes to "0016."
- 2. The highest-order bit of A-D conversion register is set to "1," and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage VIN.
- 3. As a result of comparison, when Vref < VIN, the highest-order bit of A-D conversion register becomes "1." When Vref > VIN, the highest-order bit becomes "0."

#### Table 30 Relative formula for a reference voltage VREF of A-D converter and Vref

When n = 0	Vref = 0
When n = 1 to 1023	$Vref = \frac{VREF}{1024} \times n$

n: Value of A-D converter (decimal numeral)

#### Table 31 Change of A-D conversion register during A-D conversion

By repeating the above operations up to the lowest-order bit of the A-D conversion register, an analog value converts into a digital value.

A-D conversion completes at 61 clock cycles (15.25  $\mu$ s at f(XIN) = 8 MHz) after it is started, and the result of the conversion is stored into the A-D conversion register.

Concurrently with the completion of A-D conversion, A-D conversion interrupt request occurs, so that the AD conversion interrupt request bit is set to "1."

	Change of A-D conversion register	Value of comparison voltage (Vref)
At start of conversion	0 0 0 0 0 0 0 0 0 0	0
First comparison	1 0 0 0 0 0 0 0 0 0	VREF 2
Second comparison	*1 1 0 0 0 0 0 0 0 0 0	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4}$
Third comparison	*1 *2 1 0 0 0 0 0 0 0	$\frac{VREF}{2} \pm \frac{VREF}{4} \pm \frac{VREF}{8}$
~		$\widetilde{\mathbf{v}}$
After completion of tenth comparison	A result of A-D conversion *1 *2 *3 *4 *5 *6 *7 *8 *9 *10	$\frac{VREF}{2} \pm \frac{VREF}{4} \pm \bullet \bullet \bullet \bullet \pm \frac{VREF}{1024}$

\*1-\*10: A result of the first comparison to the tenth comparison

# HARDWARE FUNCTIONAL DESCRIPTION SUPPLEMENT

Figures 85 shows the A-D conversion equivalent circuit, and Figure 86 shows the A-D conversion timing chart.



Fig. 85 A-D conversion equivalent circuit



Fig. 86 A-D conversion timing chart

# CHAPTER 2 APPLICATION

- 2.1 I/O port
- 2.2 Interrupt
- 2.3 Timer
- 2.4 Serial I/O
- 2.5 Multi-master I<sup>2</sup>C-BUS interface
- 2.6 PWM
- 2.7 A-D converter
- 2.8 D-A converter
- 2.9 Bus interface
- 2.10 Watchdog timer
- 2.11 Reset
- 2.12 Clock generating circuit
- 2.13 Standby function
- 2.14 Processor mode
- 2.15 Flash memory

# 2.1 I/O port

# 2.1 I/O port

This paragraph explains the registers setting method and the notes relevant to the I/O ports.

# 2.1.1 Memory map

000016	Port P0 (P0)	
000116	Port P0 direction register (P0D)	
000216	Port P1 (P1)	
000316	Port P1 direction register (P1D)	
000416	Port P2 (P2)	
000516	Port P2 direction register (P2D)	
000616	Port P3 (P3)	
000716	Port P3 direction register (P3D)	
000816	Port P4 (P4)	
000916	Port P4 direction register (P4D)	
000A16	Port P5 (P5)	
000B16	Port P5 direction register (P5D)	
000C16	Port P6 (P6)	
000D16	Port P6 direction register (P6D)	
000E16	Port P7 (P7)	
000F16	Port P7 direction register (P7D)	
001016	Port P8 (P8)/Port P4 input register (P4I)	
001116	Port P8 direction register (P8D)/Port P7 input register (P7I)	
$\sim$		
002E16	Port control register 1 (PCTL1)	
002F16	Port control register 2 (PCTL2)	
- 2.1.1 Mamany mar	a fragistara relevent to 1/0 part	



2.1 I/O port

# 2.1.2 Relevant registers

Port Pi b7 b6 b5 b4 b3 b2 b1 b0	Po [A	ort Pi (Pi) (i = 0, 1, 2, 3, 4, 5, 6, 7 ddress : 0016, 0216, 0416, 0616, 0	, 8) 816, 0A16, 0C16, 0E16, 1016]			
	В	Name	Function	At reset	R	W
	0	Port Pio	• In output mode	?	0	0
	1	Port Pi1	Write Read Port latch	?	0	0
	2	Port Pi2	<ul> <li>In input mode Write : Port latch Read : Value of pins</li> </ul>	?	0	0
	3	Port Pi₃		?	0	0
	4	Port Pi4		?	0	0
	5	Port Pi₅		?	0	0
	6	Port Pi <sub>6</sub>		?	0	0
l L	7	Port Pi7	]	?	0	0

Fig. 2.1.2 Structure of Port Pi (i = 0 to 8)

b7	b6 b	5 b4	b3	b2	b1	b0		rt Pi direction register (PiD) (i = ddress : 01 16, 0316, 0516, 0716, 0				
ł			ļ			-	В	Name	Function	At reset	R	W
						   	0	Port Pi direction register	0 : Port Pio input mode 1 : Port Pio output mode	0	×	0
					 		1		0 : Port Pi₁ input mode 1 : Port Pi₁ output mode	0	×	0
				  _			2		0 : Port Pi2 input mode 1 : Port Pi2 output mode	0	×	0
i			i				3		0 : Port Pi₃ input mode 1 : Port Pi₃ output mode	0	×	0
							4		0 : Port Pi₄ input mode 1 : Port Pi₄ output mode	0	×	0
							5		0 : Port Pi₅ input mode 1 : Port Pi₅ output mode	0	×	0
	 						6		0 : Port Pi6 input mode 1 : Port Pi6 output mode	0	x	0
i L.							7		0 : Port Piz input mode 1 : Port Piz output mode	0	×	0

Fig. 2.1.3 Structure of Port Pi direction register (i = 0 to 8)

# 2.1 I/O port



Fig. 2.1.4 Structure of Port control register 1

7 b6 b5 b4 b3 b2 b1 b0	Po	rt control register 2 (PCTL2) [Ad	dress 2F 16]			
	В	Name	Function	At reset	R	W
	0	P4 input level selection bit (P4 2–P46)	0: CMOS level input 1: TTL level input	0	0	0
	1	P7 input level selection bit (P7 0–P75)	0: CMOS level input 1: TTL level input	0	0	0
	2	P4 output structure selection bit (P4 2, P43, P44, P46)	0: CMOS 1: N-channel open-drain	0	0	0
	3	P8 function selection bit	<ul><li>0: Port P8/Port P8 direction register</li><li>1: Port P4 input register/Port P7 input register</li></ul>	0	0	0
	4	INT2, INT3, INT4 interrupt switch bit	0: INT20, INT30, INT40 interrupt 1: INT21, INT31, INT41 interrupt	0	0	0
	5	Timer Y count source selection bit	0: f(XIN)/16 (f(XCIN)/16 in low- speed mode) 1: f(XCIN)	0	0	0
<u></u>	6	Oscillation stabilizing time set after STP instruction released bit	0: Automatic set "01 16" to timer 1 and "FF 16" to prescaler 12 1: No automatic set	0	0	0
	7	Port output P42/P43 clear function selection bit	0: Only software clear 1: Software clear and output data bus buffer 0 reading (system bus side)	0	0	0



2.1 I/O port

## 2.1.3 Port P4/P7 input register

Port P4 input register/port P7 input register is selected by setting the port P8 function selection bit of port control register 2 to "1". By reading port P4/P7 input register, the contents of pins can be read out even if the pins are set as output pins. That is, the port state can be read out when the output "H" voltage is falling or the output "L" voltage is rising.

N-channel open-drain output structure is selected by setting the P4 output structure selection bit of port control register 2 to "1". TTL level input is selected by setting the P4 input level selection bit and the P7 input level selection bit of port control register 2 to "1". Pull-up is selected by setting the P3<sub>0</sub>–P3<sub>3</sub> pull-up control bit and the P3<sub>4</sub>–P3<sub>7</sub> pull-up control bit of port control register 1 to "1".

# 2.1.4 Handling of unused pins

	Table 2.1.1	Handling	of	unused	pins	(in	single-chip mode)
--	-------------	----------	----	--------	------	-----	-------------------

Pins/Ports name	Handling
P0, P1, P2, P3, P4,	•Set to the input mode and connect each to Vcc or Vss through a resistor of 1 k $\Omega$
P5, P6, P7, P8	to 10 kΩ.
	•Set to the output mode and open at "L" or "H" level.
Vref	•Connect to Vss (GND).
AVss	•Connect to Vss (GND).
Xout	•Open, only when using an external clock.

## Table 2.1.2 Handling of unused pins (in memory expansion mode, microprocessor mode)

Pins/Ports name	Handling
P30, P31	•Open.
P4, P5, P6, P7, P8	•Set to the input mode and connect each to Vcc or Vss through a resistor of 1 $k\Omega$ to
	10 kΩ.
	•Set to the output mode and open at "L" or "H" level.
Vref	•Connect to Vss (GND).
ONW	•Connect to Vcc through a resistor of 1 k $\Omega$ to 10 k $\Omega$ .
RESETOUT	•Open.
$\phi$	•Open.
SYNC	•Open.
AVss	•Connect to Vss (GND).
Хоит	•Open, only when using an external clock.

# 2.1 I/O port

# 2.1.5 Notes on input and output pins

## (1) Notes in stand-by state

In stand-by state<sup>\*1</sup> for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the N-channel open-drain.

Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.

When determining a resistance value, note the following points:

• External circuit

• Variation of output levels during the ordinary operation

When using built-in pull-up or pull-down resistor, note on varied current values.

- When setting as an input port: Fix its input level
- When setting as an output port: Prevent current from flowing out to external

# Reason

In I/O ports of the N-channel open-drain, in spite of setting as an output port with its direction register, when the content of the port latch is "1", the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of an input port and an I/O port are "undefined". This may cause power source current.

\*1 stand-by state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

## (2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction<sup>\*2</sup>, the value of the unspecified bit may be changed.

# Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- As for a bit which is set for an input port :
- The pin state is read in the CPU, and is written to this bit after bit managing.

• As for a bit which is set for an output port : The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.

Note the following :

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.

\*2 bit managing instructions : SEB, and CLB instructions

2.1 I/O port

### 2.1.6 Termination of unused pins

#### (1) Terminate unused pins

- ① Output ports : Open
- ② Input ports :

Connect each pin to Vcc or Vss through each resistor of 1 k $\Omega$  to 10 k $\Omega$ . With regard to ports which can select the built-in pull-up resistor, the built-in pull-up resistor can be used. As for pins whose potential affects to operation modes such as CNVss pin or others, select the Vcc pin or the Vss pin according to their operation mode.

- ③ I/O ports :
  - Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of 1 k $\Omega$  to 10 k $\Omega$ . With regard to ports which can select the built-in pull-up resistor, the built-in pull-up resistor can be used.
  - Set the I/O ports for the output mode and open them at "L" or "H".
  - When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
  - Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

④ The AVss pin when not using the A-D/D-A converter :

- When not using the A-D/D-A converter, handle a power source pin for the A-D/D-A converter, AVss pin as follows:
- AVss: Connect to the Vss pin

### (2) Termination remarks

 Input ports and I/O ports : Do not open in the input mode.

#### Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination 2 and 3 shown on the above.

#### 2 I/O ports :

When setting for the input mode, do not connect to Vcc or Vss directly.

#### Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).

③ I/O ports :

When setting for the input mode, do not connect multiple ports in a lump to VCC or VSS through a resistor.

#### Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

• At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from microcomputer pins.

# 2.2 Interrupt

# 2.2 Interrupt

This paragraph explains the registers setting method and the notes relevant to the interrupt.

# 2.2.1 Memory map



Fig. 2.2.1 Memory map of registers relevant to interrupt

# 2.2.2 Relevant registers

b7 b6 b5 b4 b3 b2 b1 b0	Pc	ort control register 2 (PCTL2) [Ad	control register 2 (PCTL2) [Address 2F 16]					
	В	Name	Function	At reset	R	W		
	0	P4 input level selection bit (P42–P46)	0: CMOS level input 1: TTL level input	0	0	0		
	1	P7 input level selection bit (P70–P75)	0: CMOS level input 1: TTL level input	0	0	0		
· · · · · · · · · · · · · · · · · · ·		P4 output structure selection bit (P42, P43, P44, P46)	0: CMOS 1: N-channel open-drain	0	0	0		
	3	P8 function selection bit	<ul><li>0: Port P8/Port P8 direction register</li><li>1: Port P4 input register/Port P7 input register</li></ul>	0	0	0		
	4	INT2, INT3, INT4 interrupt switch bit	0: INT20, INT30, INT40 interrupt 1: INT21, INT31, INT41 interrupt	0	0	0		
	5	Timer Y count source selection bit	0: f(XIN)/16 (f(XCIN)/16 in low- speed mode) 1: f(XCIN)	0	0	0		
     	6	Oscillation stabilizing time set after STP instruction released bit	0: Automatic set "01 <sub>16</sub> " to timer 1 and "FF <sub>16</sub> " to prescaler 12 1: No automatic set	0	0	0		
i	7	Port output P4 <sub>2</sub> /P4 <sub>3</sub> clear function selection bit	0: Only software clear 1: Software clear and output data bus buffer 0 reading (system bus side)	0	0	0		

## Fig. 2.2.2 Structure of Port control register 2

2.2 Interrupt

Interrupt source selection register

	Int	errupt source selection register	[INTSEL: address 003916]			
	В	Name	Function	At reset	R	W
	0	INTo/input buffer full interrupt source selection bit	0 : INT₀ interrupt 1 : Input buffer full interrupt	0	0	0
	1	INT1/output buffer empty interrupt source selection bit	0 : INT1 interrupt 1 : Output buffer empty interrupt	0	0	0
	2	Serial I/O1 transmit/ScL,SDA interrupt source selection bit	0 : Serial I/O1 transmit interrupt <b>*1</b> 1 : ScL,SDA interrupt	0	0	0
	3	CNTRo/ScL,SDA interrupt source selection bit	0 : CNTR₀ interrupt <b>*1</b> 1 : Sc∟,SdA interrupt	0	0	0
	4	Serial I/O2/I <sup>2</sup> C interrupt source selection bit	0 : Serial I/O2 interrupt <b>*2</b> 1 : I <sup>2</sup> C interrupt	0	0	0
	5	INT2/I <sup>2</sup> C interrupt source selection bit	0 : INT <sub>2</sub> interrupt <b>*2</b> 1 : I <sup>2</sup> C interrupt	0	0	0
	6	CNTR1/key-on wake-up interrupt source selection bit	0 : CNTR₁ interrupt <b>*3</b> 1 : Key-on wake-up interrupt	0	0	0
	7	AD converter/key-on wake-up interrupt source selection bit	0 : A-D converter interrupt <b>*3</b> 1 : Key-on wake-up interrupt	0	0	0
	*1	Do not write "1" to these bits sin	multaneously.	-	-	
	*2	Do not write "1" to these bits sin	multaneously.			
	*3	: Do not write "1" to these bits sin	multaneously.			



7 b6 b5 b4 b3 b2 b1 b0	1	terrupt edge selection register (I	NTEDGE) [Address : 3A16]			
	ј ГВ	Name	Function	At reset	R	W
	0	INT <sub>0</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	1	INT1 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
 	2	Nothing is allocated for this bit When this bit is read out, the v		0	0	х
	3	INT <sub>2</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	4	INT <sub>3</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	5	INT4 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
   	6	Nothing is allocated for these be when these bits are read out,	bits. These are write disabled bits. the values are "0".	0	0	х
 	7	1		0	0	х



# 2.2 Interrupt





Fig. 2.2.6 Structure of Interrupt request register 2

2.2 Interrupt

		1		_	_		T	Int	terrupt control register 1 (ICON1) [Address : 3E16]							
								В	Name	Function	At reset	R	W			
	-							0	INTo/input buffer full interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
		     				 		1	INT1/output buffer empty interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
		     		     				2	Serial I/O1 receive interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
		   		 				3	Serial I/O1 transmit/ScL, SDA interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
			i 					4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
	-	Ĺ						5	Timer Y interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
	і Ц							6	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			
 						·		7	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0			

Fig. 2.2.7 Structure of Interrupt control register 1

г

0			b2 b1 b0	Int	errupt control register 2 (ICON2)	[Address : 3F <sub>16</sub> ]			
i				В	Name	Function	At reset	R	W
				0	CNTRo/ScL, SDA interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
				1	CNTR1/key-on wake-up interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
			 	2	Serial I/O2/I <sup>2</sup> C interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
				3	INT <sub>2</sub> /I <sup>2</sup> C interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
i I I		   		4	INT3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
				5	INT4 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	 			6	AD converter/key-on wake-up interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
L_				7	Fix this bit to "0".		0	0	0



# 2.2 Interrupt

# 2.2.3 Interrupt source

The 3886 group permits interrupts of 16 sources among 21 sources. These are vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but a variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag. For interrupt sources, vector addresses and interrupt priority, refer to Table 2.2.1.

Interrupt Source	Priority	Vector Addre	sses (Note 1)	Interrupt Request	Remarks
	FIIOIILY	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT0 	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
Input buffer full (IBF)				At input data bus buffer writing	
INT1				At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Output buffer empty (OBE)	3	FFF916	FFF816	At output data bus buffer read- ing	
Serial I/O1 reception	4	FFF716	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF516	FFF416	At completion of serial I/O1 transfer shift or when transmis- sion buffer is empty	Valid when serial I/O1 is selected
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 1	8	FFEF16	FFEE16	At timer 1 underflow	STP release timer underflow
Timer 2	9	FFED16	FFEC16	At timer 2 underflow	
CNTR0	10	FFEB16	FFEA16	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)
CNTR1	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Key-on wake-up				At falling of port P3 (at input) in- put logical level AND	External interrupt (falling edge valid)
Serial I/O2	12	FFE716	FFE616	At completion of serial I/O2 data transfer	Valid when serial I/O2 is selected
l <sup>2</sup> C				At completion of data transfer	Estancel interment
INT2	7 8 9 10 11	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
I <sup>2</sup> C				At completion of data transfer	
INT3	14	FFE316	FFE216	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)
INT4	15	FFE116	FFE016	At detection of either rising or falling edge of INT4 input	External interrupt (active edge selectable)
A-D converter	16	FFDF16	FFDE16	At completion of A-D conversion	
Key-on wake-up				At falling of port P3 (at input) in- put logical level AND	External interrupt (falling edge valid)
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Table 2.2.1 Interrupt sources	, vector add	dresses and	priority of	3886 group
-------------------------------	--------------	-------------	-------------	------------

Notes 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.

## 2.2.4 Interrupt operation

When an interrupt request is accepted, the contents of the following registers just before acceptance of the interrupt requests is automatically pushed onto the stack area in the order of (1), (2) and (3).

①High-order contents of program counter (PC<sub>H</sub>)
 ②Low-order contents of program counter (PC<sub>L</sub>)
 ③Contents of processor status register (PS)

After the contents of the above registers are pushed onto the stack area, the accepted interrupt vector address enters the program counter and consequently the interrupt processing routine is executed. When the RTI instruction is executed at the end of the interrupt processing routine, the contents of the above registers pushed onto the stack area are restored to the respective registers in the order of (3), (2) and (1); and the microcomputer resumes the processing executed just before acceptance of the interrupts. Figure 2.2.9 shows an interrupt operation diagram.



# 2.2 Interrupt

# (1) Processing upon acceptance of interrupt request

Upon acceptance of an interrupt request, the following operations are automatically performed. <sup>①</sup>The processing being executed is stopped.

- The contents of the program counter and the processor status register are pushed onto the stack area. Figure 2.2.10 shows the changes of the stack pointer and the program counter upon acceptance of an interrupt request.
- ③Concurrently with the push operation, the jump destination address (the beginning address of the interrupt processing routine) of the occurring interrupt stored in the vector address is set in the program counter, then the interrupt processing routine is executed.
- ④After the interrupt processing routine is started, the corresponding interrupt request bit is automatically cleared to "0". The interrupt disable flag is set to "1" so that multiple interrupts are disabled.

Accordingly, for executing the interrupt processing routine, it is necessary to set the jump destination address in the vector area corresponding to each interrupt.



Fig. 2.2.10 Changes of stack pointer and program counter upon acceptance of interrupt request

2.2 Interrupt

## (2) Timing after acceptance of interrupt request

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently being executed.

Figure 2.2.11 shows the time up to execution of interrupt processing routine and Figure 2.2.12 shows the timing chart after acceptance of interrupt request.



Fig. 2.2.11 Time up to execution of interrupt processing routine



Fig. 2.2.12 Timing chart after acceptance of interrupt request

# 2.2 Interrupt

# 2.2.5 Interrupt control

The acceptance of all interrupts, excluding the BRK instruction interrupt, can be controlled by the interrupt request bit, interrupt enable bit, and an interrupt disable flag, as described in detail below. Figure 2.2.13 shows an interrupt control diagram.



Fig. 2.2.13 Interrupt control diagram

The interrupt request bit, interrupt enable bit and interrupt disable flag function independently and do not affect each other. An interrupt is accepted when all the following conditions are satisfied.

•Interrupt request bit ...... "1"

•Interrupt enable bit ...... "1"

•Interrupt disable flag ...... "0"

Though the interrupt priority is determined by hardware, a variety of priority processing can be performed by software using the above bits and flag. Table 2.2.2 shows a list of interrupt control bits according to the interrupt source.

# (1) Interrupt request bits

The interrupt request bits are allocated to the interrupt request register 1 (address  $3C_{16}$ ) and interrupt request register 2 (address  $3D_{16}$ ).

The occurrence of an interrupt request causes the corresponding interrupt request bit to be set to "1". The interrupt request bit is held in the "1" state until the interrupt is accepted. When the interrupt is accepted, this bit is automatically cleared to "0".

Each interrupt request bit can be set to "0", but cannot be set to "1", by software.

# (2) Interrupt enable bits

The interrupt enable bits are allocated to the interrupt control register 1 (address  $003E_{16}$ ) and the interrupt control register 2 (address  $3F_{16}$ ).

The interrupt enable bits control the acceptance of the corresponding interrupt request.

When an interrupt enable bit is "0", the corresponding interrupt request is disabled. If an interrupt request occurs when this bit is "0", the corresponding interrupt request bit is set to "1" but the interrupt is not accepted. In this case, unless the interrupt request bit is set to "0" by software, the interrupt request bit remains in the "1" state.

When an interrupt enable bit is "1", the corresponding interrupt is enabled. If an interrupt request occurs when this bit is "1", the interrupt is accepted (when interrupt disable flag = "0"). Each interrupt enable bit can be set to "0" or "1" by software.

2.2 Interrupt

## (3) Interrupt disable flag

The interrupt disable flag is allocated to bit 2 of the processor status register. The interrupt disable flag controls the acceptance of interrupt request except BRK instruction.

When this flag is "1", the acceptance of interrupt requests is disabled. When the flag is "0", the acceptance of interrupt requests is enabled. This flag is set to "1" with the SEI instruction and is set to "0" with the CLI instruction.

When a main routine branches to an interrupt processing routine, this flag is automatically set to "1", so that multiple interrupts are disabled. To use multiple interrupts, set this flag to "0" with the CLI instruction within the interrupt processing routine. Figure 2.2.14 shows an example of multiple interrupts.

	Interrupt e	enable bit	Interrupt request bit		
Interrupt source	Address	Bit	Address	Bit	
INTo/Input buffer full	003E16	b0	003C <sub>16</sub>	b0	
INT <sub>1</sub> /Output buffer empty	003E16	b1	003C <sub>16</sub>	b1	
Serial I/O1 reception	003E16	b2	003C <sub>16</sub>	b2	
Serial I/O1 transmission/Scl, SDA	003E16	b3	003C <sub>16</sub>	b3	
Timer X	003E16	b4	003C <sub>16</sub>	b4	
Timer Y	003E <sub>16</sub>	b5	003C <sub>16</sub>	b5	
Timer 1	003E16	b6	003C <sub>16</sub>	b6	
Timer 2	003E16	b7	003C <sub>16</sub>	b7	
CNTRO/SCL, SDA	003F <sub>16</sub>	b0	003D <sub>16</sub>	b0	
CNTR1/Key-on wake-up	003F <sub>16</sub>	b1	003D16	b1	
Serial I/O2/I <sup>2</sup> C	003F <sub>16</sub>	b2	003D <sub>16</sub>	b2	
INT <sub>2</sub> /I <sup>2</sup> C	003F <sub>16</sub>	b3	003D <sub>16</sub>	b3	
INT <sub>3</sub>	003F <sub>16</sub>	b4	003D <sub>16</sub>	b4	
INT <sub>4</sub>	003F <sub>16</sub>	b5	003D <sub>16</sub>	b5	
A-D converter/Key-on wake-up	003F <sub>16</sub>	b6	003D <sub>16</sub>	b6	

### Table 2.2.2 List of interrupt bits according to interrupt source

# 2.2 Interrupt



2.2 Interrupt

## 2.2.6 INT interrupt

The INT interrupt requests is generated when the microcomputer detects a level change of each INT pin (INT<sub>0</sub>–INT<sub>4</sub>).

## (1) Active edge selection

 $INT_0-INT_4$  can be selected from either a falling edge or rising edge detection as an active edge by the interrupt edge selection register. In the "0" state, the falling edge of the corresponding pin is detected. In the "1" state, the rising edge of the corresponding pin is detected.

### (2) INT<sub>0</sub>-INT<sub>2</sub> interrupt sources selection

Which of interrupt source of the following interrupt sources can be selected by the interrupt source selection register (address 39<sub>16</sub>). (Set each bit to "0" when using INT.) •INT<sub>0</sub> or input buffer full (bit 0)

•INT<sub>1</sub> or output buffer empty (bit 1) •INT<sub>2</sub> or  $I^2C$  (bit 5)

### (3) INT<sub>2</sub>-INT<sub>4</sub> input pins selection

The occurrence sources of the external interrupt  $INT_2$  to  $INT_4$  can be selected from which of the following by the  $INT_2$ ,  $INT_3$ ,  $INT_4$  interrupt switch bit of the port control register 2 (address  $2F_{16}$ ). • $INT_{20}$ ,  $INT_{30}$ ,  $INT_{40}$  or • $INT_{21}$ ,  $INT_{31}$ ,  $INT_{41}$ 

# 2.2 Interrupt

# 2.2.7 Key input interrupt

A key input interrupt request is generated by applying "L" level to any port P3 pin that has been set to the input mode. In other words, it is generated when AND of the input level goes from "1" to "0".

# (1) Connection example when Key input interrupt is used

When using the Key input interrupt, compose an active-low key matrix which inputs to port P3. Figure 2.2.15 shows a connection example and the port P3 block diagram when using a key input interrupt. In the connection example in Figure 2.2.15, a key input interrupt request is generated by pressing one of the keys corresponding to ports  $P3_0$  to  $P3_3$ .



Fig. 2.2.15 Connection example and port P3 block diagram when using key input interrupt

2.2 Interrupt

# (2) Relevant registers setting

Figure 2.2.16 shows the relevant registers setting (corresponding to Figure 2.2.15).

P3D	Port P3 direction register (address 07 <sub>16</sub> ) b7 b0 1 1 1 1 0 0 0 0 Bits corresponding to P37 to P30 0: Input port 1: Output port
PCTL1	Port control register 1 (address 2E₁6) b7 b0 1 1 P30 to P33 pull-up
INTSEL	Interrupt source selection register (address 39 <sub>16</sub> ) b7 b0 Note Note 1 1 1 Key-on wake-up interrupt
IREQ2	Interrupt request register 2 (address 3D <sub>16</sub> ) b7 b0 Note v 2 v 
ICON2	Interrupt control register 2 (address 3F <sub>16</sub> ) b7 b0 0 Note 3 Key-on wake-up interrupt: Enabled (Note 3)
of t set 2: Wh rec b1 3: Wh con of t	t "1" to the bit which is selected as the key-on wake-up interrupt source from either b7 or b6 the interrupt source selection register. Do not set "1" to these bits simultaneously. (When tting "1" to b6, set "0" to b7. When setting "0" to b6, set "1" to b7.) nen setting "1" to b7 of the interrupt source selection register, set "0" to b6 of the interrupt uest register 2. When setting "1" to b6 of the interrupt source selection register, set "0" to of the interrupt reguest register 2. nen setting "1" to b7 of the interrupt source selection register, set "1" to b6 of the interrupt ntrol register 2. When setting "1" to b6 of the interrupt source selection register, set "1" to b6 of the interrupt the interrupt request register 2. nen setting "1" to b7 of the interrupt source selection register, set "1" to b6 of the interrupt the interrupt control register 2. The interrupt control register 2. The interrupt control register 2.

#### (3) Key input interrupt source selection

When using a key input interrupt source, select which of the following by the interrupt source selection register (address 39<sub>16</sub>).

•CNTR<sub>0</sub> or key-on wake-up (bit 6)

•A-D converter or key-on wake-up (bit 7)

# 2.2 Interrupt

# 2.2.8 Notes on interrupts

# (1) Switching external interrupt detection edge

When switching the external interrupt detection edge, switch it in the following sequence.



Fig. 2.2.17 Sequence of switching detection edge

# Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.

# (2) Check of interrupt request bit

• When executing the **BBC** or **BBS** instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the **BBC** or **BBS** instruction.



Fig. 2.2.18 Sequence of check of interrupt request bit

## Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.

2.2 Interrupt

# (3) Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set to "1".

•Interrupt edge selection register (address 3A<sub>16</sub>)

•Interrupt source selection register (address 39<sub>16</sub>)

•INT2, INT3, INT4 interrupt switch bit of port control register 2 (bit 4 of address 2F<sub>16</sub>) Set the above listed registers or bits as the following sequence.



Fig. 2.2.19 Sequence of changing relevant register

# 2.3 Timer

# 2.3 Timer

This paragraph explains the registers setting method and the notes relevant to the timers.

# 2.3.1 Memory map

	$\stackrel{1}{\sim}$
002016	Prescaler 12 (PRE12)
002116	Timer 1 (T1)
002216	Timer 2 (T2)
002316	Timer XY mode register (TM)
002416	Prescaler X (PREX)
002516	Timer X (TX)
002616	Prescaler Y (PREY)
002716	Timer Y (TY)
~	$\tilde{z}$
002F16	Port control register 2 (PCTL2)
	ž – Ž
003C16	Interrupt request register 1 (IREQ1)
003D16	Interrupt request register 2 (IREQ2)
003E16	Interrupt control register 1 (ICON1)
003F16	Interrupt control register 2 (ICON2)
003F16	Interrupt control register 2 (ICON2)

Fig. 2.3.1 Memory map of registers relevant to timers

# 2.3.2 Relevant registers

b7 b6 b5	b4 k	b3 b2	b1 b0	Pr	escaler 12 (PRE12) [Address : 20 escaler X (PREX) [Address : 24 1 escaler Y (PREY) [Address : 26 1	6]			
	i		i i	В	Name	Function	At reset	R	W
			0	•Set a count value of each presc •The value set in this register is v		1	0	0	
			 	1	and the corresponding prescale •When this register is read out, the	r latch at the same time.	1	0	0
				2	ponding prescaler is read out.		1	0	0
			3			1	0	0	
	 			4			1	0	0
				5			1	0	0
				6			1	0	0
i 				7			1	0	0

Fig. 2.3.2 Structure of Prescaler 12, Prescaler X, Prescaler Y

2.3 Timer



Fig. 2.3.3 Structure of Timer 1



Fig. 2.3.4 Structure of Timer 2, Timer X, Timer Y
## 2.3 Timer

b7	b6	b5	b4	b3	b2	b1	b0	ті	mer XY mode register (TM) [Ad	dross : 23 16]			
_	L	L	Ļ		1	┻							
ł								В	Name	Function	At reset	R	W
							  _	0	Timer X operating mode bits	b1 b0 0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
								1		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
					   			2	CNTR₀ active edge selection bit	The function depends on the operating mode of Timer X. (Refer to Table 2.2.1)	0	0	0
								3	Timer X count stop bit	0 : Count start 1 : Count stop	0	0	0
								4	Timer Y operating mode bits	b5 b4 0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
		 						5		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
								6	CNTR1 active edge selection bit	The function depends on the operating mode of Timer Y. (Refer to Table 2.2.1)	0	0	0
								7	Timer Y count stop bit	0 : Count start 1 : Count stop	0	0	0

Fig. 2.3.5 Structure of Timer XY mode register

#### Table 2.3.1 CNTR<sub>0</sub> /CNTR<sub>1</sub> active edge selection bit function

Timer X /Timer Y operation		CNTR <sub>0</sub> / CNTR <sub>1</sub> active edge selection bit
modes		(bits 2, 6 of address 23 <sub>16</sub> ) contents
Timer mode	"0"	CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Falling edge
		; No influence to timer count
	"1"	CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Rising edge
		; No influence to timer count
Pulse output mode	"0"	Pulse output start: Beginning at "H" level
		CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Falling edge
	"1"	Pulse output start: Beginning at "L" level
		CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Rising edge
Event counter mode	"0"	Timer X / Timer Y: Rising edge count
		CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Falling edge
	"1"	Timer X / Timer Y: Falling edge count
		CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Rising edge
Pulse width measurement mode	"0"	Timer X / Timer Y: "H" level width measurement
		CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Falling edge
	"1"	Timer X / Timer Y: "L" level width measurement
		CNTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Rising edge

	Pc	ort control register 2 (PCTL2) [Ad	dress 2F 16]			
	В	Name	Function	At reset	R	W
	0	P4 input level selection bit (P4 2–P46)	0: CMOS level input 1: TTL level input	0	0	0
	1	P7 input level selection bit (P7 0–P75)	0: CMOS level input 1: TTL level input	0	0	0
	2	P4 output structure selection bit (P4 2, P43, P44, P46)	0: CMOS 1: N-channel open-drain	0	0	0
	3	P8 function selection bit	<ul><li>0: Port P8/Port P8 direction register</li><li>1: Port P4 input register/Port P7 input register</li></ul>	0	0	0
	4	INT2, INT3, INT4 interrupt switch bit	0: INT20, INT30, INT40 interrupt 1: INT21, INT31, INT41 interrupt	0	0	0
	5	Timer Y count source selection bit	0: f(XIN)/16 (f(XCIN)/16 in low- speed mode) 1: f(XCIN)	0	0	0
	6	Oscillation stabilizing time set after STP instruction released bit	0: Automatic set "01 16" to timer 1 and "FF 16" to prescaler 12 1: No automatic set	0	0	0
<u> </u>	7	Port output P4 <sub>2</sub> /P4 <sub>3</sub> clear function selection bit	<ul> <li>0: Only software clear</li> <li>1: Software clear and output data bus buffer 0 reading (system bus side)</li> </ul>	0	0	0



b7 b6 b5 b4 b3 b2 b1 b0	Int	errupt request register 1 (IREQ1	) [Address : 3C 16]			
	В	Name	Function	At reset	R	W
	0	INT /input buffer full interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
	1	INT1/output buffer empty interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
	2	Serial I/O1 receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
	3	Serial I/O1 transmit/S cL, SDA interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
	4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
	5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
	6	Timer 1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
Ľ	7	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*

Fig. 2.3.7 Structure of Interrupt request register 1



Fig. 2.3.8 Structure of Interrupt request register 2

	60	b5	b4		2 b	o1 b		Int	terrupt control register 1 (ICON1)	[Address : 3E 16]			
			-	-			Γ	В	Name	Function	At reset	R	W
								0	INTo/input buffer full interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
   						 	[	1	INT1/output buffer empty interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
					 		[	2	Serial I/O1 receive interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
				l L	 		[	3	Serial I/O1 transmit/ScL, SDA interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
			ļ		 ·		[-	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
					 		[	5	Timer Y interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
	 				 	· ·	[	6	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
L			·		 ·		[	7	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С

Fig. 2.3.9 Structure of Interrupt control register 1



Fig. 2.3.10 Structure of Interrupt control register 2

#### 2.3 Timer

#### 2.3.3 Timer application examples

(1) Basic functions and uses

#### [Function 1] Control of Event interval (Timer X, Timer Y, Timer 1, Timer 2)

When a certain time, by setting a count value to each timer, has passed, the timer interrupt request occurs.

<Use>

•Generation of an output signal timing

•Generation of a wait time

#### [Function 2] Control of Cyclic operation (Timer X, Timer Y, Timer 1, Timer 2)

The value of the timer latch is automatically written to the corresponding timer each time the timer underflows, and each timer interrupt request occurs in cycles.

<Use>

•Generation of cyclic interrupts

•Clock function (measurement of 250 ms); see Application example 1

•Control of a main routine cycle

#### [Function 3] Output of Rectangular waveform (Timer X, Timer Y)

The output level of the  $CNTR_0$  pin or  $CNTR_1$  pin is inverted each time the timer underflows (in the pulse output mode).

<Use>

•Piezoelectric buzzer output; see Application example 2

•Generation of the remote control carrier waveforms

#### [Function 4] Count of External pulses (Timer X, Timer Y)

External pulses input to the  $CNTR_0$  pin or  $CNTR_1$  pin are counted as the timer count source (in the event counter mode).

<Use>

•Frequency measurement; see Application example 3

•Division of external pulses

•Generation of interrupts due to a cycle using external pulses as the count source; count of a reel pulse

#### [Function 5] Measurement of External pulse width (Timer X, Timer Y)

The "H" or "L" level width of external pulses input to  $CNTR_0$  pin or  $CNTR_1$  pin is measured (in the pulse width measurement mode).

<Use>

- •Measurement of external pulse frequency (measurement of pulse width of FG pulse\* for a motor); see Application example 4
- •Measurement of external pulse duty (when the frequency is fixed)

FG pulse\*: Pulse used for detecting the motor speed to control the motor speed.

2.3 Timer

#### (2) Timer application example 1: Clock function (measurement of 250 ms)

**Outline**: The input clock is divided by the timer so that the clock can count up at 250 ms intervals. **Specifications**: •The clock  $f(X_{IN}) = 4.19$  MHz (2<sup>22</sup> Hz) is divided by the timer.

•The clock is counted up in the process routine of the timer X interrupt which occurs at 250 ms intervals.

Figure 2.3.11 shows the timers connection and setting of division ratios; Figure 2.3.12 shows the relevant registers setting; Figure 2.3.13 shows the control procedure.



Fig. 2.3.11 Timers connection and setting of division ratios

ТМ	Timer XY mode register (address 23 16) b7 b0 1 0 0 Timer X operating mode: Timer mode Timer X count: Stop Clear to "0" when starting count.
PREX	Prescaler X (address 24 16) b7 b0 255
тх	Timer X (address 25 16)     Set "division ratio – 1"       b7     b0       255
IREQ1	Interrupt request register 1 (address 3C 16)
	Timer X interrupt request (becomes "1" at 250 ms intervals)
ICON1	
Fig. 2312 Relevant registers	Timer X interrupt: Enabled

Fig. 2.3.12 Relevant registers setting



### 2.3 Timer

#### (3) Timer application example 2: Piezoelectric buzzer output

Outline: The rectangular waveform output function of the timer is applied for a piezoelectric buzzer output.

**Specifications**: •The rectangular waveform, dividing the clock  $f(X_{IN}) = 4.19$  MHz (2<sup>22</sup> Hz) into about 2 kHz (2048 Hz), is output from the P54/CNTRo pin.

•The level of the P54/CNTR<sub>0</sub> pin is fixed to "H" while a piezoelectric buzzer output stops.

Figure 2.3.14 shows a peripheral circuit example, and Figure 2.3.15 shows the timers connection and setting of division ratios. Figures 2.3.16 shows the relevant registers setting, and Figure 2.3.17 shows the control procedure.



Fig. 2.3.14 Peripheral circuit example



Fig. 2.3.15 Timers connection and setting of division ratios





Fig. 2.3.17 Control procedure

### 2.3 Timer

#### (4) Timer application example 3: Frequency measurement

- **Outline**: The following two values are compared to judge whether the frequency is within a valid range.
  - •A value by counting pulses input to  $P5_5/CNTR_1$  pin with the timer.

•A reference value

- **Specifications**: •The pulse is input to the  $P5_5/CNTR_1$  pin and counted by the timer Y.
  - A count value is read out at about 2 ms intervals, the timer 1 interrupt interval. When the count value is 28 to 40, it is judged that the input pulse is valid.
    Because the timer is a down-counter, the count value is compared with 227 to 215 (Note).
- Note: 227 to  $215 = \{255 \text{ (initial value of counter)} 28\}$  to  $\{255 40\}$ ; 28 to 40 means the number of valid value.

Figure 2.3.18 shows the judgment method of valid/invalid of input pulses; Figure 2.3.19 shows the relevant registers setting; Figure 2.3.20 shows the control procedure.



Fig. 2.3.18 Judgment method of valid/invalid of input pulses

## 2.3 Timer

ТМ	Timer XY mode register (address 23 16) b7 b0 1 1 1 0 Timer Y operating mode: Event counter mode CNTR1 active edge selection: Falling edge count Timer Y count: Stop Clear to "0" when starting count.
PRE12	Prescaler 12 (address 20 16) b7 b0 63
T1	Timer 1 (address 21 16) b7 b0 7 Set "division ratio – 1".
PREY	Prescaler Y (address 26 16) b7 b0 0
TY	Timer Y (address 27 16)b7b0255Set 255 just before counting pulses. (After a certain time has passed, the number of input pulses is decreased from this value.)
ICON1	Interrupt control register 1 (address 3E 16) b7 b0 1 0 Timer Y interrupt: Disabled Timer 1 interrupt: Enabled
IREQ1	Interrupt request register 1 (address 3C 16) b7 b0 0 Judge Timer Y interrupt request bit. ("1" of this bit when reading the count value indicates the 256 or more pulses input in the condition of Timer Y = 255)
Fig. 2.3.19 Relevant	

1

#### Fig. 2.3.19 Relevant registers setting



#### 2.3 Timer

#### (5) Timer application example 4: Measurement of FG pulse width for motor

**Outline**: The timer X counts the "H" level width of the pulses input to the P5<sub>4</sub>/CNTR<sub>0</sub> pin. An underflow is detected by the timer X interrupt and an end of the input pulse "H" level is detected by the CNTR<sub>0</sub> interrupt.

**Specifications**: •The timer X counts the "H" level width of the FG pulse input to the P54/CNTR<sub>0</sub> pin.

<Example>

When the clock frequency is 4.19 MHz, the count source is 3.8  $\mu$ s, which is obtained by dividing the clock frequency by 16. Measurement can be performed to 250 ms in the range of FFFF<sub>16</sub> to 0000<sub>16</sub>.

Figure 2.3.21 shows the timers connection and setting of division ratio; Figure 2.3.22 shows the relevant registers setting; Figure 2.3.23 shows the control procedure.



Fig. 2.3.21 Timers connection and setting of division ratios





Fig. 2.3.23 Control procedure

2.3 Timer

#### 2.3.4 Notes on timer

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- When switching the count source by the timer Y count source selection bit, the value of timer count is altered in unconsiderable amount owing to generating of a thin pulses in the count input signals. Therefore, select the timer count source before set the value to the prescaler and the timer.

### 2.4 Serial I/O

## 2.4 Serial I/O

This paragraph explains the registers setting method and the notes relevant to the Serial I/O.

#### 2.4.1 Memory map

	Ļ	-72
001816	Transmit/Receive buffer register (TB/RB)	
<b>0019</b> 16	Serial I/O1 status register (SIO1STS)	
001A16	Serial I/O1 control register (SIO1CON)	
001B16	UART control register (UARTCON)	
001C16	Baud rate generator (BRG)	
001D16	Serial I/O2 control register (SIO2CON)	
001F16	Serial I/O2 register (SIO2)	
2		$\neg$
003916	Interrupt source selection register (INTSEL)	
003A16	Interrupt edge selection register (INTEDGE)	
003C16	Interrupt request register 1 (IREQ1)	
003D16	Interrupt request register 2 (IREQ2)	
003E16	Interrupt control register 1 (ICON1)	
003F16	Interrupt control register 2 (ICON2)	

Fig. 2.4.1 Memory map of registers relevant to Serial I/O

2.4 Serial I/O

#### 2.4.2 Relevant registers





7 b6 b5 b4 b3 b2 b1	b0					
	Se Se	erial I/O1 status register (SIO1S	TS) [Address : 19 <sub>16</sub> ]			
	В	Name	Function	At reset	R	W
	0	Transmit buffer empty flag (TBE)	0 : Buffer full 1 : Buffer empty	0	0	x
	1	Receive buffer full flag (RBF)	0 : Buffer empty 1 : Buffer full	0	0	×
	2	Transmit shift register shift completion flag (TSC)	0 : Transmit shift in progress 1 : Transmit shift completed	0	0	×
	3	Overrun error flag (OE)	0 : No error 1 : Overrun error	0	0	x
	4	Parity error flag (PE)	0 : No error 1 : Parity error	0	0	x
	5	Framing error flag (FE)	0 : No error 1 : Framing error	0	0	x
	6	Summing error flag (SE)	0 : (OE) U (PE) U (FE) = 0 1 : (OE) U (PE) U (FE) = 1	0	0	x
	7	Nothing is allocated for this bit When this bit is read out, the v		1	0	×





Fig. 2.4.4 Structure of Serial I/O1 control register

o7 b6 b5 b4 b3 b2 b1 b	-	ART control register (UARTCON	N) [Address : 1B <sub>16</sub> ]			
	В	Name	Function	At reset	R	W
	0	Character length selection bit (CHAS)	0 : 8 bits 1 : 7 bits	0	0	0
	1	Parity enable bit (PARE)	0 : Parity checking disabled 1 : Parity checking enabled	0	0	0
	_ 2	Parity selection bit (PARS)	0 : Even parity 1 : Odd parity	0	0	0
	3	Stop bit length selection bit (STPS)	0 : 1 stop bit 1 : 2 stop bits	0	0	0
	4	P45/TxD P-channel output disable bit (POFF)	In output mode 0 : CMOS output 1 : N-channel open-drain output	0	0	0
	5	Nothing is allocated for these be When these bits are read out,	bits. These are write disabled bits.	1	0	×
     	6			1	0	×
I L	7			1	0	х





Fig. 2.4.6 Structure of Baud rate generator

7 b6 b5 b4 b3 b2 b1 b0	6	erial I/O2 control register (SIO2C	ONIX [Address : 1Drs]			
<u> </u>	36	enal 1/02 control register (SIO2C	ON) [Address . ID16]			
	В	Name	Function	At reset	R	W
	0	Internal synchronous clock selection bits	b2 b1 b0 0 0 0: f(XIN)/8 0 0 1: f(XIN)/16	0	0	0
	1		0 1 0: f(XIN)/32 0 1 1: f(XIN)/64 1 1 0: f(XIN)/128			
	2		1 1 1: f(Xin)/256			
	3	Serial I/O2 port selection bit	0: I/O port (P71, P72) 1: Soutz,Sclk2 signal output	0	0	0
	. 4	SRDY2 output enable bit	0: I/O port (P7₃) 1: SRDY2 signal output	0	0	0
	5	Transfer direction selection bit	0: LSB first 1: MSB first	0	0	0
i 	6	Serial I/O2 synchronous clock selection bit	0: External clock 1: Internal clock	0	0	0
	7	Comparator reference input selection bit	0: P00/P3REF input 1: Reference input fixed	0	0	0





Fig. 2.4.8 Structure of Serial I/O2 register

07 b6 b5 b4 b3 b2 b1 b0						
╷ <u>╷╷╷╷╷╷</u>	Int	errupt source selection register	[INTSEL: address 003916]			
	В	Name	Function	At reset	R	W
	0	INTo/input buffer full interrupt source selection bit	0 : INT₀ interrupt 1 : Input buffer full interrupt	0	0	0
	1	INT <sub>1</sub> /output buffer empty interrupt source selection bit	0 : INT1 interrupt 1 : Output buffer empty interrupt	0	0	0
 	2	Serial I/O1 transmit/ScL,SDA interrupt source selection bit	0 : Serial I/O1 transmit interrupt <b>*1</b> 1 : ScL,SDA interrupt	0	0	0
               	3	CNTRo/ScL,SDA interrupt source selection bit	0 : CNTRo interrupt *1 1 : ScL,SDA interrupt	0	0	0
	4	Serial I/O2/I <sup>2</sup> C interrupt source selection bit	0 : Serial I/O2 interrupt <b>*2</b> 1 : I <sup>2</sup> C interrupt	0	0	0
	5	INT2/I <sup>2</sup> C interrupt source selection bit	0 : INT₂ interrupt <b>*2</b> 1 : I²C interrupt	0	0	0
	6	CNTR1/key-on wake-up interrupt source selection bit	0 : CNTR₁ interrupt <b>*3</b> 1 : Key-on wake-up interrupt	0	0	0
	7	AD converter/key-on wake-up interrupt source selection bit	0 : A-D converter interrupt <b>*3</b> 1 : Key-on wake-up interrupt	0	0	0
	*1:	Do not write "1" to these bits si	multaneously.	•		

Fig. 2.4.9 Structure of Interrupt source selection register

2.4 Serial I/O

b7 b6	b5 t	54 bà	3 b2 t	)1 b0	Interrupt edge selection register (INTEDGE) [Address : 3A16]							
					В	Name	Function	At reset	R	W		
					0	INT <sub>0</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	C		
					1	INT1 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0		
				2	Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is "0".		0	0	×			
					3	INT <sub>2</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	С		
			·	·	4	INT <sub>3</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0		
	   				5	INT4 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0		
					6	Nothing is allocated for these When these bits are read out	e bits. These are write disabled bits. t, the values are "0".	0	0	×		
 					7			0	0	X		

Fig. 2.4.10 Structure of Interrupt edge selection register



Fig. 2.4.11 Structure of Interrupt request register 1



Fig. 2.4.12 Structure of Interrupt request register 2

		00	04	03	o1 b0	] Int	errupt control register 1 (ICON1	) [Address : 3E16]			
		-				B	Name	Function	At reset	R	V
						0	INT <sub>0</sub> /input buffer full interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C
			   		 	1	INT1/output buffer empty interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C
						2	Serial I/O1 receive interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
				 	 	3	Serial I/O1 transmit/ScL, SDA interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C
			i 		 	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C
		Ĺ.			 	5	Timer Y interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C
	 				 	6	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C
L					 	7	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	C

Fig. 2.4.13 Structure of Interrupt control register 1



Fig. 2.4.14 Structure of Interrupt control register 2

### 2.4 Serial I/O

#### 2.4.3 Serial I/O connection examples

#### (1) Control of peripheral IC equipped with CS pin

Figure 2.4.15 shows connection examples of a peripheral IC equipped with the CS pin. There are connection examples using a clock synchronous serial I/O mode.



Fig. 2.4.15 Serial I/O connection examples (1)

2.4 Serial I/O

#### (2) Connection with microcomputer

Figure 2.4.16 shows connection examples with another microcomputer.



### 2.4 Serial I/O

#### 2.4.4 Setting of serial I/O transfer data format

A clock synchronous or clock asynchronous (UART) can be selected as a data format of Serial I/O1. A clock synchronous is used as a data format of Serial I/O2.

Figure 2.4.17 shows the serial I/O transfer data format.



Fig. 2.4.17 Serial I/O transfer data format

2.4 Serial I/O

#### 2.4.5 Serial I/O application examples

#### (1) Communication using clock synchronous serial I/O (transmit/receive)

**Outline :** 2-byte data is transmitted and received, using the clock synchronous serial I/O. The  $\overline{S_{RDY1}}$  signal is used for communication control.

Figure 2.4.18 shows a connection diagram, and Figure 2.4.19 shows a timing chart. Figure 2.4.20 shows a registers setting relevant to the transmitting side, and Figure 2.4.21 shows registers setting relevant to the receiving side.



Fig. 2.4.18 Connection diagram

**Specifications** : • The Serial I/O1 is used (clock synchronous serial I/O is selected.)

- Synchronous clock frequency : 125 kHz ( $f(X_{IN}) = 4$  MHz is divided by 32)
- The  $\overline{S_{RDY1}}$  (receivable signal) is used.
- The receiving side outputs the  $\overline{S_{RDY1}}$  signal at intervals of 2 ms (generated by timer), and 2-byte data is transferred from the transmitting side to the receiving side.



Fig. 2.4.19 Timing chart





Fig. 2.4.21 Registers setting relevant to receiving side

### 2.4 Serial I/O

Figure 2.4.22 shows a control procedure of the transmitting side, and Figure 2.4.23 shows a control procedure of the receiving side.



Fig. 2.4.22 Control procedure of transmitting side



Fig. 2.4.23 Control procedure of receiving side

### 2.4 Serial I/O

#### (2) Output of serial data (control of peripheral IC)

**Outline :** 4-byte data is transmitted and received, using the clock synchronous serial I/O. The CS signal is output to a peripheral IC through port P5<sub>3</sub>.

The example for using Serial I/O1 and the example using for Serial I/O2 are shown. The specification of these examples are the same.

Figure 2.4.24 shows a connection diagram, and Figure 2.4.25 shows a timing chart.



#### Fig. 2.4.24 Connection diagram

**Specifications :** • The Serial I/O is used (clock synchronous serial I/O is selected.)

- Synchronous clock frequency : 125 kHz ( $f(X_{IN}) = 4$  MHz is divided by 32)
- Transfer direction : LSB first
- The Serial I/O interrupt is not used.
- Port P5<sub>3</sub> is connected to the  $\overline{CS}$  pin ("L" active) of the peripheral IC for transmission control; the output level of port P5<sub>3</sub> is controlled by software.



Fig. 2.4.25 Timing chart

#### 2.4 Serial I/O

Figure 2.4.26 shows registers setting relevant to Serial I/O1, and Figure 2.4.27 shows a setting of serial I/O1 transmission data.



Fig. 2.4.26 Registers setting relevant to Serial I/O1



### 2.4 Serial I/O

When the registers are set as shown in Fig. 2.4.26, the Serial I/O1 can transmit 1-byte data by writing data to the transmit buffer register.

Thus, after setting the CS signal to "L", write the transmission data to the transmit buffer register by each 1 byte, and return the CS signal to "H" when the target number of bytes has been transmitted. Figure 2.4.28 shows a control procedure of Serial I/O1.



#### 2.4 Serial I/O

Figure 2.4.29 shows registers setting relevant to Serial I/O2, and Figure 2.4.30 shows a setting of serial I/O2 transmission data.








### 2.4 Serial I/O

When the registers are set as shown in Fig. 2.4.29, the Serial I/O2 can transmit 1-byte data by writing data to the serial I/O2 register.

Thus, after setting the CS signal to "L", write the transmission data to Serial I/O2 by each 1 byte, and return the CS signal to "H" when the target number of bytes has been transmitted. Figure 2.4.31 shows a control procedure of Serial I/O2.



# (3) Cyclic transmission or reception of block data (data of specified number of bytes) between two microcomputers

**Outline :** When the clock synchronous serial I/O is used for communication, synchronization of the clock and the data between the transmitting and receiving sides may be lost because of noise included in the synchronous clock. It is necessary to correct that constantly, using "heading adjustment".

This "heading adjustment" is carried out by using the interval between blocks in this example.

Figure 2.4.32 shows a connection diagram.



#### Fig. 2.4.32 Connection diagram

#### **Specifications :**

- The serial I/O is used (clock synchronous serial I/O is selected).
- Synchronous clock frequency : 131 kHz (f( $X_{IN}$ ) = 4.19 MHz is divided by 32)
- Byte cycle: 488 µs
- Number of bytes for transmission or reception : 8 byte/block
- Block transfer cycle : 16 ms
- Block transfer term : 3.5 ms
- Interval between blocks : 12.5 ms
- Heading adjustment time : 8 ms

#### Limitations of specifications :

- Reading of the reception data and setting of the next transmission data must be completed within the time obtained from "byte cycle – time for transferring 1-byte data" (in this example, the time taken from generating of the serial I/O1 receive interrupt request to input of the next synchronous clock is 431 μs).
- "Heading adjustment time < interval between blocks" must be satisfied.

### 2.4 Serial I/O

The communication is performed according to the timing shown in Figure 2.4.33. In the slave unit, when a synchronous clock is not input within a certain time (heading adjustment time), the next clock input is processed as the beginning (heading) of a block.

When a clock is input again after one block (8 byte) is received, the clock is ignored. Figure 2.4.34 shows relevant registers setting.



Fig. 2.4.33 Timing chart



Fig. 2.4.34 Relevant registers setting

2.4 Serial I/O

### **Control procedure :**

#### Control in the master unit

After setting the relevant registers shown in Figure 2.4.34, the master unit starts transmission or reception of 1-byte data by writing transmission data to the transmit buffer register.

To perform the communication in the timing shown in Figure 2.4.33, take the timing into account and write transmission data. Additionally, read out the reception data when the serial I/O1 transmit interrupt request bit is set to "1," or before the next transmission data is written to the transmit buffer register.

Figure 2.4.35 shows a control procedure of the master unit using timer interrupts.



Fig. 2.4.35 Control procedure of master unit

### 2.4 Serial I/O

### • Control in the slave unit

After setting the relevant registers as shown in Figure 2.4.34, the slave unit becomes the state where a synchronous clock can be received at any time, and the serial I/O1 receive interrupt request bit is set to "1" each time an 8-bit synchronous clock is received.

In the serial I/O1 receive interrupt processing routine, the data to be transmitted next is written to the transmit buffer register after the received data is read out.

However, if no serial I/O1 receive interrupt occurs for a certain time (heading adjustment time or more), the following processing will be performed.

1. The first 1-byte data of the transmission data in the block is written into the transmit buffer register.

2. The data to be received next is processed as the first 1 byte of the received data in the block. Figure 2.4.36 shows a control procedure of the slave unit using the serial I/O1 receive interrupt and any timer interrupt (for heading adjustment).



Fig. 2.4.36 Control procedure of slave unit

2.4 Serial I/O

### (4) Communication (transmit/receive) using asynchronous serial I/O (UART)

**Outline :** 2-byte data is transmitted and received, using the asynchronous serial I/O. Port P4<sub>0</sub> is used for communication control.

Figure 2.4.37 shows a connection diagram, and Figure 2.4.38 shows a timing chart.



Fig. 2.4.37 Connection diagram (Communication using UART)

Specifications : • The Serial I/O1 is used (UART is selected).

- Transfer bit rate : 9600 bps ( $f(X_{IN}) = 4.9152$  MHz is divided by 512)
- Communication control using port P40
- (The output level of port P4<sub>0</sub> is controlled by software.)
- 2-byte data is transferred from the transmitting side to the receiving side at intervals of 10 ms generated by the timer.



Fig. 2.4.38 Timing chart (using UART)

### 2.4 Serial I/O

Table 2.4.1 shows setting examples of the baud rate generator (BRG) values and transfer bit rate values; Figure 2.4.39 shows registers setting relevant to the transmitting side; Figure 2.4.40 shows registers setting relevant to the receiving side.

BRG count source		Transfer bit rate	e (bps) (Note 2)		
(Note 1)	BRG setting value	at f(XIN) = 4.9152 MHz	at f(XIN) = 8 MHz		
f(XIN)/4	255(FF16)	300	488.28125		
f(XIN)/4	127(7F16)	600	976.5625		
f(XIN)/4	63(3F16)	1200	1953.125		
f(XIN)/4	31(1F16)	2400	3906.25		
f(XIN)/4	15(0F16)	4800	7812.5		
f(XIN)/4	7(0716)	9600	15625		
f(XIN)/4	3(0316)	19200	31250		
f(XIN)/4	1(0116)	38400	62500		
f(XIN)	3(0316)	76800	125000		
f(XIN)	1(0116)	153600	250000		
f(XIN)	0(0016)	307200	500000		

Table 2.4.1 Setting examples of Baud rate generator values and transfer bit rate values

**Notes 1:** Select the BRG count source with bit 0 of the serial I/O1 control register (Address : 1A16). **2:** Equation of transfer bit rate:

Transfer bit rate (bps) =  $\frac{f(XIN)}{(BRG \text{ setting value + 1}) \times 16 \times m^*}$ 

\*m: When bit 0 of the serial I/O1 control register (Address : 1A16) is set to "0," a value of m is 1.

When bit 0 of the serial I/O1 control register (Address :  $1A_{16}$ ) is set to "1," a value of m is 4.

2.4 Serial I/O



Fig. 2.4.39 Registers setting relevant to transmitting side

### 2.4 Serial I/O



3886 Group User's Manual

### 2.4 Serial I/O

Figure 2.4.41 shows a control procedure of the transmitting side, and Figure 2.4.42 shows a control procedure of the receiving side.



Fig. 2.4.41 Control procedure of transmitting side

## 2.4 Serial I/O



Fig. 2.4.42 Control procedure of receiving side

2.4 Serial I/O

#### 2.4.6 Notes on serial I/O

#### (1) Notes when selecting clock synchronous serial I/O (Serial I/O1)

#### ① Stop of transmission operation

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (Serial I/O1 and transmit disabled).

#### Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

#### **②** Stop of receive operation

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (Serial I/O1 disabled).

#### **③** Stop of transmit/receive operation

Clear the transmit enable bit and receive enable bit to "0" simultaneously (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

#### Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (Serial I/O1 disabled) (refer to (1) ①).

### 2.4 Serial I/O

### (2) Notes when selecting clock asynchronous serial I/O (Serial I/O1)

### ① Stop of transmission operation

Clear the transmit enable bit to "0" (transmit disabled).

#### Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

### **②** Stop of receive operation

Clear the receive enable bit to "0" (receive disabled).

#### **③** Stop of transmit/receive operation

#### Only transmission operation is stopped.

Clear the transmit enable bit to "0" (transmit disabled).

#### Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

#### Only receive operation is stopped.

Clear the receive enable bit to "0" (receive disabled).

#### (3) **SRDY1** output of reception side (Serial I/O1)

When signals are output from the  $\overline{SRDY1}$  pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the  $\overline{SRDY1}$  output enable bit, and the transmit enable bit to "1" (transmit enabled).

#### (4) Setting serial I/O1 control register again (Serial I/O1)

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."



Fig. 2.4.43 Sequence of setting serial I/O1 control register again

2.4 Serial I/O

(5) Data transmission control with referring to transmit shift register completion flag (Serial I/O1) The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

### (6) Transmission control when external clock is selected (Serial I/O1)

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK input level. Also, write the transmit data to the transmit buffer register (serial I/O shift register) at "H" of the SCLK input level.

### (7) Transmit interrupt request when transmit enable bit is set (Serial I/O1)

When the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as shown in the following sequence.

- Set the interrupt enable bit to "0" (disabled) with CLB instruction.
- $\ensuremath{\textcircled{O}}$  Prepare serial I/O for transmission/reception.
- ③ Set the interrupt request bit to "0" with CLB instruction after 1 or more instruction has been executed.
- ④ Set the interrupt enable bit to "1" (enabled).

### Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to "1". The interrupt request is generated and the transmission interrupt bit is set regardless of which of the two timings listed below is selected as the timing for the transmission interrupt to be generated.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

### (8) Transmit data writing (Serial I/O2)

In the clock synchronous serial I/O, when selecting an external clock as synchronous clock, write the transmit data to the serial I/O2 register (serial I/O shift register) at "H" of the transfer clock input level.

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

## 2.5 Multi-master I<sup>2</sup>C-BUS interface

The multi-master I<sup>2</sup>C-BUS interface is a serial communication circuit, conforming to the Philips I<sup>2</sup>C-BUS data transfer format. This paragraph explains the overview and the communication example.

### 2.5.1 Memory map



Fig. 2.5.1 Memory map of registers relevant to I<sup>2</sup>C-BUS interface

### 2.5.2 Relevant registers





Fig. 2.5.3 Structure of I<sup>2</sup>C address register

<b> </b> 2 <b>(</b>	C status register (S1) [Address	: 1416]			
В	Name	Function	At reset	R	W
0	Last receive bit (LRB)	0 : Last bit = "0" 1 : Last bit = "1" (Note1)	?	0	×
1	General call detecting flag(AD0)	0 : No general call detected 1 : General call detected( <b>Note1, 2</b> )	0	0	x
2	Slave address comparison flag (AAS)	0 : Address disagreement 1 : Address agreement ( <b>Note1, 2</b> )	0	0	X
3	Arbitration lost detecting flag (AL)	0 : Not detected 1 : Detected (Note1)	0	0	X
4	SCL pin low hold bit (PIN)	0 : SCL pin low hold 1 : SCL pin low release	1	0	*
5	Bus busy flag (BB)	0 : Bus free 1 : Bus busy	0	0	0
6	Communication mode specification bits (TRX, MST)	00 : Slave receive mode 01 : Slave transmit mode	0	0	0
7		10 : Master receive mode 11 : Master transmit mode	0	0	0
Not	<ol> <li>2: These bits can be detected register is "0".</li> <li>3: Do not execute the read-reducted because all bits of this register is the register of the reducted because all bits of this register is the reducted because all bits of this register is the reducted because all bits of th</li></ol>	be read out, but cannot be written. In when data format selection bit (AL nodify-write instruction (SEB, CLB) f gister are changed by hardware. Dit, but "0" cannot be written by progr	or this		

Fig. 2.5.4 Structure of I<sup>2</sup>C status register



Fig. 2.5.5 Structure of I<sup>2</sup>C control register

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

Ш	$\Box$			<b> </b> 2 <b>(</b>	C clock control register (S2) [Ad	idress : 1616]			
				В	Name	Function	At reset	R	W
			 	0	SCL frequency control bits (CCR0, CCR1, CCR2, CCR3,	Refer to Table 2.5.1	0	0	0
			   	1	CCR4)				
				2					
		 	 	3					
	       <u>-</u>			4					
	i 				SCL mode specification bit (FAST MODE)	0 : Standard clock mode 1 : High-speed clock mode	0	0	0
 				6	ACK bit (ACK BIT)	0 : ACK is returned 1 : ACK is not returned	0	0	0
			·	7	ACK clock bit (ACK)	0 : No ACK clock 1 : ACK clock	0	0	0

Fig. 2.5.6 Structure of I<sup>2</sup>C clock control register

#### Table 2.5.1 Set value of I<sup>2</sup>C clock control register and SCL frequency

		ng va R4–C	lue of CR0		SCL frequency ( <b>No</b> (at $\phi$ = 4 MHz, unit :	te 1) kHz)
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clock mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	– (Note 2)	333
0	0	1	0	0	– (Note 2)	250
0	0	1	0	1	100	400 (Note 3)
0	0	1	1	0	83.3	166
:	:	:	:	:	500/CCR value	1000/CCR value
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0.

2: Each value of ScL frequency exceeds the limit at  $\phi$  = 4 MHz or more. When using these setting value, use  $\phi$  of 4 MHz or less.

3: The data formula of SCL frequency is described below:

¢/(8 X CCR value) Standard clock mode

 $\phi/(4 \times CCR \text{ value})$  High-speed clock mode (CCR value  $\neq 5$ )

 $\phi/(2 \times CCR \text{ value})$  High-speed clock mode (CCR value = 5)

Do not set 0 to 2 as CCR value regardless of  $\phi$  frequency.

Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the ScL frequency by setting the ScL frequency control bits CCR4 to CCR0.

I <sup>2</sup> C START/STOP condition control	ol register (S2D) [Address : 17 <sub>16</sub> ]			
B Name	Function	At reset	R	W
0 START/STOP condition set bit (SSC0, SSC1, SSC2, SSC3, SSC4) (Note) 1 2 3 4	ScL release time = $\phi(\mu s) \times (SSC+1)$ Set up time = $\phi(\mu s) \times (SSC+1)/2$ Hold time = $\phi(\mu s) \times (SSC+1)/2$	?	0	0
5 SCL/SDA interrupt pin polarity selection bit(SIP)	0 : Falling edge active 1 : Rising edge active	0	0	0
 6 ScL/SDA interrupt pin selection bit (SIS)	0 : SDA valid 1 : ScL valid	0	0	0
 7 START/STOP condition generating selection bit (STSPSEL)	0 : Setup/Hold time short mode 1 : Setup/Hold time long mode	0	0	0



_				_	b2			Int	errupt source selection register	[INTSEL: address 003916]			
				1		1	ļ	В	Name	Function	At reset	R	W
     							   	0	INTo/input buffer full interrupt source selection bit	0 : INT₀ interrupt 1 : Input buffer full interrupt	0	0	0
   				   		 		1	INT1/output buffer empty interrupt source selection bit	0 : INT1 interrupt 1 : Output buffer empty interrupt	0	0	0
     				   	 			2	Serial I/O1 transmit/ScL,SDA interrupt source selection bit	0 : Serial I/O1 transmit interrupt <b>*</b> 1 1 : ScL,SDA interrupt	0	0	0
   				 				3	CNTRo/ScL,SDA interrupt source selection bit	0 : CNTR₀ interrupt *1 1 : Sc∟,SdA interrupt	0	0	0
   			i L					4	Serial I/O2/I <sup>2</sup> C interrupt source selection bit	0 : Serial I/O2 interrupt *2 1 : I <sup>2</sup> C interrupt	0	0	0
		<u> </u>				· ·		5	INT2/I <sup>2</sup> C interrupt source selection bit	0 : INT2 interrupt *2 1 : I <sup>2</sup> C interrupt	0	0	0
     	 							6	CNTR1/key-on wake-up interrupt source selection bit	0 : CNTR1 interrupt *3 1 : Key-on wake-up interrupt	0	0	0
 								7	AD converter/key-on wake-up interrupt source selection bit	0 : A-D converter interrupt *: 1 : Key-on wake-up interrupt	0	0	0
								*2:	Do not write "1" to these bits sin Do not write "1" to these bits sin Do not write "1" to these bits sin	multaneously.	-		



Fig. 2.5.9 Structure of Interrupt request register 1







Fig. 2.5.11 Structure of Interrupt control register 1



Fig. 2.5.12 Structure of Interrupt control register 2

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### 2.5.3 I<sup>2</sup>C-BUS overview

The I<sup>2</sup>C-BUS is a both directions serial bus connected with two signal lines; the SCL which transmits a clock and the SDA which transmits data.

Each port has an N-channel open-drain structure for output and a CMOS structure for input. The devices connected with the I<sup>2</sup>C-BUS interface use an open drain, so that external pull-up resistors are required. Accordingly, while any one of devices always outputs "L", other devices cannot output "H". Figure 2.5.13 shows the I<sup>2</sup>C-BUS connection structure.



Fig. 2.5.13 I<sup>2</sup>C-BUS connection structure

## 2.5 Multi-master I<sup>2</sup>C-BUS interface

### 2.5.4 Communication format

Figure 2.5.14 shows an I<sup>2</sup>C-BUS communication format example.

The I<sup>2</sup>C-BUS consists of the following:

•START condition to indicate communication start

•Slave address and data to specify each device

•ACK to indicate acknowledgment of address and data

•STOP condition to indicate communication completion.



Fig. 2.5.14 I<sup>2</sup>C-BUS communication format example

### (1) START condition

When communication starts, the master device outputs the START condition to the slave device. The I<sup>2</sup>C-BUS defines that data can be changed when a clock line is "L". Accordingly, data change when a clock line is "H" is treated as STOP or START condition.

The data line change from "H" to "L" when a clock line is "H" is START condition.

### (2) STOP condition

Just as in START condition, the data line change from "L" to "H" when a clock line is "H" is STOP condition.

The term from START condition to STOP condition is called "Bus busy". The master device is inhibited from starting data transfer during that term.

The Bus busy status can be judged by using the BB flag of  $I^2C$  status register (bit 5 of address 0014<sub>16</sub>).

### (3) Slave address

The slave address is transmitted after START condition. This address consists of 7 bits and the 7-th bit functions as the read/write (R/W) bit which indicates a data transmission method. The slave devices connected with the same I<sup>2</sup>C-BUS must have their addresses, individually. It is because that address is defined for the master to specify the transmitted/received slave device.

The read/write (R/W) bit indicates a data transmission direction; "L" means write from the master to the slave, and "H" means read in.

### (4) Data

The data has an 8-bit length. There are two cases depending on the read/write (R/W) bit of a slave address; one is from the master to the slave and the other is from the slave to the master.

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### (5) ACK bit

The ACK bit clock is generated by the master. This is used for indication of acknowledgment on the SDA line, the slave's busy and the data end.

For example, the slave device makes the SDA line "L" for acknowledgment when confirming the slave address following the START condition. The built-in I<sup>2</sup>C-BUS interface has the slave address automatic judgment function and the ACK acknowledgment function. "L" is automatically output when the ACK bit of I<sup>2</sup>C clock control register (bit 6 of address 0016<sub>16</sub>) is "0" and an address data is received. When the slave address and the address data do not correspond, "H" (NACK) is automatically output.

In case the slave device cannot receive owing to an interrupt process, performing operation or others, the master can output STOP condition and complete data transfer by making the ACK data of the slave address "H" for acknowledgment. Even in case the slave device cannot receive data during data transferring, the communication can be interrupted by performing NACK acknowledgment to the following data.

When the master is receiving the data from the slave, the master can notify the slave of completion of data reception by performing NACK acknowledgment to the last data received from the slave.

#### (6) **RESTART** condition

The master can receive or transmit data without transmission of STOP condition while the master is transmitting or receiving a data.

For example, after the master transmitted a data to the slave, transmitting a slave address + R (Read) following RESTART condition can make the following data treat as a reception data.

Additionally, transmitting a slave address +  $\overline{W}$  (Write) following RESTART condition can make the following data treat as a transmission data.



Fig. 2.5.15 RESTART condition of master reception

### 2.5.5 Synchronization and Arbitration lost

#### (1) Synchronization

When a plural master exists on the I<sup>2</sup>C-BUS and the masters, which have different speed, are going to simultaneously communicate; there is a rule to unify clocks so that a clock of each bit can be output correctly.

Figure 2.5.16 shows a synchronized SCL line example. The SCL (A) and the SCL (B) are the master devices having a different speed. The SCL is synchronized waveforms.

As shown by Figure 2.5.16, the SCL lines can be synchronized by the following method; the device which first finishes "H" term makes the SCL line "L" and the device which last remains "L" makes the SCL line "H".

## 2.5 Multi-master I<sup>2</sup>C-BUS interface



Fig. 2.5.16 SCL waveforms when synchronizing clocks

- ① After START condition, the masters, which have different speed, simultaneously start clock transmission.
- ② The SCL outputs "L" because (A) finished counting "H" output; then (B)'s "H" output counting is interrupted and (B) starts counting "L" output.
- ③ The (A) outputs "H" because (A) finished counting "L" term; the SCL level does not become "H" because (B) outputs "L", and counting "H" term does not start but stop.
- ④ (B) outputs "L" term.
- (5) The SCL outputs "H" because (B) finished counting "L" term; then (B)'s "H" output counting is started at the same time as (A).
- ⑥ The SCL outputs "L" because (A) first finished counting "H" output; then (B)'s "H" output counting is interrupted and (B) starts counting "L" output.
- $\ensuremath{\textcircled{O}}$  The above are repeatedly performed.

### (2) Clock synchronization during communication

In the I<sup>2</sup>C-BUS, the slave device is permitted to retain the SCL line "L" and become waiting status for transmission from the master. By byte unit, for the reception preparation of the slave device, the master can become waiting status by making the SCL line "L", which is after completion of byte reception or the ACK.

By bit unit, it is possible to slow down a clock speed by retaining the SCL line "L" for slave devices having limited hardware.

The 3886 group can transmit data correctly without reduction of data bits toward waiting status request from the slave device. It is because the synchronization circuit is included for the case when retaining the SCL line "L" as an internal hardware.

After the last bit, including the ACK bit, of a transmission/reception data byte, the SCL line automatically remains "L" and waiting status is generated until completion of an interrupt process or reception preparation.

### (3) Arbitration lost

A plural master exists on the same bus in the I<sup>2</sup>C-BUS and there are possibility to start communication simultaneously. Even when the master devices having the same transmission frequency start communication simultaneously, which device must transmit data correctly. Accordingly, there is the definition to detect a communication confliction on the SDA line in the I<sup>2</sup>C-BUS.

The SDA line is output at the timing synchronized by the SCL, however, the synchronization among the SDA signals is not performed.

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### 2.5.6 I<sup>2</sup>C-BUS communication usage example

This clause explains a control example using the  $I^2$ C-BUS. This is a control example as the master device and the slave device in the Read Word protocol of  $I^2$ C-BUS protocol. The following is a communication example of E<sup>2</sup>PROM (24C0X).

### **Communication specifications:**

- •Communication frequency = 100 kHz
- •Slave address of communication destination, E<sup>2</sup>PROM, = "1010000X<sub>2</sub>" (X means the read/write bit) •Address = E<sup>2</sup>PROM internal address
- •The communication process is performed in the interrupt process. However, the main process performs an occurrence of the first START condition and a slave address set.
- •A communication buffer is established. Data transfer between the main process and the interrupt process is performed through the communication buffer.

### (1) Initial setting

Figure 2.5.17 shows an initial setting example using I<sup>2</sup>C-BUS communication.



Fig. 2.5.17 Initial setting example

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### (2) Communication example in master device

The master device follows the procedures ① to 6 shown by Figure 2.5.18. Additionally, the shaded area in the figure is a transmission data from the master device and the white area is a transmission data from the slave device.

- ① Generating of START condition; Transmission of slave address + write bit
- 2 Transmission of command
- $\ensuremath{\textcircled{}}$  3 Generating of RESTART condition; Transmission of slave address + read bit
- ④ Reception of lower data
- ⑤ Reception of upper data
- <sup>®</sup> Generating of STOP condition

Figures 2.5.19 to 2.5.24 show the procedures ① to @.



Fig. 2.5.18 Read Word protocol communication as I<sup>2</sup>C-BUS master device

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### ① Generating of START condition; Transmission of slave address + write bit

After confirming that other master devices do not use the bus, generate the START condition, because the  $I^2C$ -BUS is a multi-master.

Write "slave address + write bit" to the  $I^2C$  data shift register (address  $0012_{16}$ ) before performing to make the START condition generate. It is because the SCL of 1-byte unit is output, following occurrence of the START condition.

If other master devices start communication until an occurrence of the START condition after confirming the bus use, it cannot communicate correctly. However in this case, that situation does not affect other master devices owing to detection of an arbitration lost or the START condition duplication preventing function.



Fig. 2.5.19 Generating of START condition and transmission process of slave address + write bit

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### $\textcircled{0} \ \textbf{Transmission of command}$

Confirm correct completion of communication at ① before command transmission. When receiving the STOP condition, a process not to transmit a command is required, because the internal I<sup>2</sup>C-BUS generates an interrupt request also owing to the STOP condition transmitted to other devices. After confirming correct completion of communication, write a command to the I<sup>2</sup>C data shift register (address 0012<sub>16</sub>).

In case the AL bit (bit 3 of address 0014<sub>16</sub>) is "1", check the slave address comparison flag (ASS bit; bit 2 of address 0014<sub>16</sub>) to judge whether the device given a right of master transmission owing to an arbitration specifies itself as a slave address. When it is "1", perform the slave reception; when "0", wait for a STOP condition occurrence caused by other devices and the communication completion.

In case the AL bit is "0", check the last received bit (LRB bit; bit 0 of address  $0014_{16}$ ). When it is "1", make the STOP condition generate and release the bus use, because the specified slave device does not exist on the I<sup>2</sup>C-BUS.



Fig. 2.5.20 Transmission process of command

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### ③ Generating of RESTART condition; Transmission of slave address + read bit

Confirm correct completion of communication at <sup>(2)</sup> before generating the RESTART condition. After confirming correct completion, generate the RESTART condition and perform the transmission process of "slave address + read bit". Note that procedure because that is different from ①'s process.

As the same reason as ①, write "slave address + read bit" to the I<sup>2</sup>C data shift register (address 0012<sub>16</sub>) before performing to make the START condition generate. However, when writing a slave address to the I<sup>2</sup>C data shift register in this condition, a slave address is output at that time. Consequently, the RESTART condition cannot be generated. Therefore, follow the slave reception procedure before those processes.

In case the arbitration lost detecting flag (AL bit, bit 3 of address  $0014_{16}$ ) is "1", return to the process ①, because other master devices will have priority to communicate.

When the last received bit (LRB bit; bit 0 of address  $0014_{16}$ ) is "1", generate the STOP condition and make the bus release, because acknowledgment cannot be done owing to BUSY status of the slave device specified on the I<sup>2</sup>C-BUS or other reasons.



### **④** Reception of lower data

Confirm correct completion of communication at ③ before receiving the lower data. After confirming correct completion, clear the ACK bit (bit 6 of address 0016<sub>16</sub>) to "0", in which ACK is returned, and set to the master receive mode. After that, write dummy data to the I<sup>2</sup>C data shift register (address 0012<sub>16</sub>).

When the MST bit (bit 7 of address  $0014_{16}$ ) is "0", perform the error process explained as follows and return to the process ①.

When the last received bit (LRB bit; bit 0 of address 0014<sub>16</sub>) is "1", generate the STOP condition and make the bus release, because the slave device specified on the I<sup>2</sup>C-BUS does not exist.



Fig. 2.5.22 Reception process of lower data

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### **5** Transmission of upper data

Confirm correct completion of communication at ④ before receiving the upper data. After confirming correct completion, store the received data (lower data).

Set the ACK bit (bit 6 of address  $0016_{16}$ ) to "1", in which ACK is not returned and write dummy data to the  $I^2C$  data shift register (address  $0012_{16}$ ).

When the MST bit (bit 7 of address  $0014_{16}$ ) is "0", return to the process ①, because other devices have priority to communicate.



Fig. 2.5.23 Reception process of upper data

### **6** Generating of STOP condition

Confirm correct completion of communication at (5) before generating the STOP condition. After confirming correct completion, store the received data (upper data).

Clear the ACK bit (bit 6 of address 0016<sub>16</sub>) to "0", in which ACK is returned, and generate the STOP condition. The communication mode is set to the slave receive mode by the occurrence of STOP condition.

When the MST bit (bit 7 of address  $0014_{16}$ ) is "0", return to the process ①, because other devices have priority to communicate.



Fig. 2.5.24 Generating of STOP condition

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### (3) Communication example in slave device

The slave device follows the procedures to shown by Figure 2.5.25.

The only difference from the master device's communication is an occurrence of interrupt request after detection of STOP condition.

- ① Reception of START condition; Transmission of ACK bit due to slave address correspondence
- 2 Reception of command
- ③ Reception of RESTART condition; Reception of slave address + read bit
- ④ Transmission of lower data
- ⑤ Transmission of upper data
- 6 Reception of STOP condition

Figures 2.5.26 to 2.5.31 show the procedures ① to @.



Fig. 2.5.25 Communication example as slave device

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

① Reception of START condition; Transmission of ACK bit due to slave address correspondence In the case of operation as the slave, all processes are performed in the interrupt after setting of the slave reception in the main process, because an interrupt request does not occur until correspondence of a slave address.

In the first interrupt, after confirming correspondence of the slave address, write dummy data to receive a command into the I<sup>2</sup>C data shift register.



Fig. 2.5.26 Reception process of START condition and slave address
### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### **②** Reception of command

Confirm correct completion of the command reception in the interrupt after receiving the command. After confirming correct command from the host, write dummy data to the  $I^2C$  data shift register to wait for reception of the next slave address.



Fig. 2.5.27 Reception process of command

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

### **③** Reception of RESTART condition and slave address

After receiving a slave address, prepare transmission data.

Judgment whether receiving data or transmitting is required, because the mode is automatically switched between the receive mode and the transmit mode depending on the  $R/\overline{W}$  bit of the received slave address. Accordingly, judge whether read or write referring the slave address comparison flag (AAS bit; bit 2 of address 0014<sub>16</sub>).



Fig. 2.5.28 Reception process of RESTART condition and slave address

## 2.5 Multi-master I<sup>2</sup>C-BUS interface

### ④ Transmission of lower data

Before transmitting the upper data, restart to transmit the data at ④ and confirm correct completion of transmission of the lower data set in the slave address reception interrupt. After that, transmit the upper data.



Fig. 2.5.29 Transmission process of lower data

### 2.5 Multi-master I<sup>2</sup>C-BUS interface

#### **5** Transmission of upper data

Confirm correct completion of the upper data transmission. The master returns the NACK toward the transmitted second-byte data, the upper data. Accordingly, confirm that the last received bit (LRB bit; bit 0 of address  $0014_{16}$ ) is "1".

After that, write dummy data to the  $I^2C$  data shift register and wait for the interrupt of STOP condition.



Fig. 2.5.30 Transmission process of upper data

## 2.5 Multi-master I<sup>2</sup>C-BUS interface

### **6** Reception of STOP condition

Confirm that the STOP condition is correctly output and the bus is released.



Fig. 2.5.31 Reception of STOP condition

#### 2.5.7 Notes on multi-master I<sup>2</sup>C-BUS interface

### (1) Read-modify-write instruction

Precautions for read-modify-write instructions, such as **SEB** and **CLB**, when used for any of the registers of the multi-master I<sup>2</sup>C-BUS interface, are described below.

### ① I<sup>2</sup>C data shift register (S0: address 0012<sub>16</sub>)

When executing the read-modify-write instruction for this register during transfer, data may become an unexpected value.

② I<sup>2</sup>C address register (S0D: address 0013<sub>16</sub>) When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become an unexpected value.

### Reason

Because hardware changes the read/write bit (RWB) at detecting the STOP condition.

- ③ I<sup>2</sup>C status register (S1: address 0014<sub>16</sub>) Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.
- ④ I<sup>2</sup>C control register (S1D: address 0015<sub>16</sub>) When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become an unexpected value.

### Reason

Because hardware changes the bit counter (BC0 to BC2).

- I<sup>2</sup>C clock control register (S2: address 0016<sub>16</sub>)
   The read-modify-write instruction can be executed for this register.
- ⑥ I<sup>2</sup>C START/STOP condition control register (S2D: address 0017<sub>16</sub>) The read-modify-write instruction can be executed for this register.

## 2.5 Multi-master I<sup>2</sup>C-BUS interface

### (2) Procedure for generating START condition using multi-master

① Procedure example (The necessary conditions for the procedure are described in Items ② to ⑤ below).

```
LDA #SLADR (Take out slave address value)

SEI (Disable interrupt)

BBS 5, S1, BUSBUSY (BB flag confirmation and branch process)

BUSFREE:

STA S0 (Write slave address value)

LDM #$F0, S1 (Trigger START condition generation)

CLI (Enable interrupt)

BUSBUSY:

CLI (Enable interrupt)
```

- ② Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirmation and branch process.
- ③ Use "STA", "STX" or "STY" of the zero page addressing instruction for writing the slave address value to the I<sup>2</sup>C data shift register (S0: address 0012<sub>16</sub>).
- ④ Execute the branch instruction of above ② and the store instruction of above ③ continuously shown the above procedure example.
- ⑤ Disable interrupts during the following three process steps:
  - BB flag confirmation
  - Write slave address value
  - Trigger START condition generation

When the BB flag is in bus busy state, enable interrupts immediately.

### (3) Procedure for generating RESTART condition

This procedure cannot be applied to M38867M8A and M38867E8A when the external memory is used and the bus cycle is extended by  $\overline{\text{ONW}}$  function.

① Procedure example (The necessary conditions for the procedure are described in Items ② to ④ below). Execute the following procedure when the PIN bit is "0".

LDM #\$00, S1	(Select slave receive mode)
LDA #SLADR	(Take out slave address value)
SEI	(Disable interrupt)
STA SO	(Write slave address value)
LDM #\$F0, S1	(Trigger RESTART condition generation)
CLI	(Enable interrupt)

- ② Select the slave receive mode when the PIN bit is "0". Do not write "1" to the PIN bit. Neither "0" nor
   "1" is specified as input to the BB bit. The TRX bit becomes "0" and the SDA pin is released.
- ③ The SCL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register.
- ④ Disable interrupts during the following two process steps:
  - Write slave address value
  - Trigger RESTART condition generation

### (4) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. Because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1". Because it may become the same as above.

### (5) Process of after STOP condition generating

Do not write data in the I<sup>2</sup>C data shift register (S0) and the I<sup>2</sup>C status register (S1) until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. Because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.

### (6) STOP condition input at 7th clock pulse

The SDA line may be held at LOW even if flag BB is set to "0" when all the following conditions are satisfied:

•The STOP condition is input at the 7th clock pulse while receiving a slave address or data.

•The clock pulse is continuously input.

•In the slave mode

#### Countermeasure:

Write dummy data to the I<sup>2</sup>C data shift register or reset the ES0 bit in the S1D register (ES0 = "L"  $\rightarrow$  ES0 = "H") during a stop condition interrupt routine with flag BB = "0".

**Note:** Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to "0", the SDA pin becomes a general-purpose port ; so that the port must be set to input mode or output "H".

### (7) ES0 bit switch

In standard clock mode when SSC = " $00010_2$ " or in high-speed clock mode, flag BB may switch to "1" if ES0 bit is set to "1" when SDA is "L".

#### Countermeasure:

Set ES0 to "1" when SDA is "H".

### 2.6 PWM

## 2.6 PWM

This paragraph explains the registers setting method and the notes relevant to the PWM.

### 2.6.1 Memory map



Fig. 2.6.1 Memory map of registers relevant to PWM

2.6 PWM

### 2.6.2 Relevant registers

	<u> </u>	Π	ŢŢ		] Po	Port control register 1 (PCTL1) [Address 2E 16]						
					В	Name	Function	At reset	R	W		
					0	P00–P03 output structure selection bit	0: CMOS 1: N-channel open-drain	0	×	0		
				 	1	P04–P07 output structure selection bit	0: CMOS 1: N-channel open-drain	0	X	0		
			     		2	P10–P13 output structure selection bit	0: CMOS 1: N-channel open-drain	0	×	0		
			 		3	P14–P17 output structure selection bit	0: CMOS 1: N-channel open-drain	0	×	0		
		 			4	P30–P33 pull-up control bit	0: No pull-up 1: Pull-up	0	×	0		
					5	P34–P37 pull-up control bit	0: No pull-up 1: Pull-up	0	×	0		
   	 				6	PWM <sub>0</sub> enable bit	0: PWM <sub>0</sub> output disabled 1: PWM <sub>0</sub> output enabled	0	×	0		
 					7	PWM1 enable bit	0: PWM1 output disabled 1: PWM1 output enabled	0	x	0		

Fig. 2.6.2 Structure of Port control register 1

### 2.6 PWM



Fig. 2.6.3 Structure of PWM0H register

b7 b6 b5 b4 b3 b2 b1 b0	P٧	VMOL register (PWM0L) [Address : 3116]			
Π	В	Function	At reset	R	W
	0	• The low-order 6 bits of the PWM0L output data are set.	?	0	0
· · · · · · · · · · · · · · · · · · ·	1	<ul> <li>At writing: A written data is transferred to PWM0 latch at every repetitive period (4096 μs).</li> </ul>	?	0	0
	2	$(f(X_{IN}) = 8 MHz)$	?	0	0
	3	• At reading: The low-order 6 bits of PWM0 latch are read out.	?	0	0
· · · · · · · · · · · · · · · · · · ·	4		?	0	0
· · · · · · · · · · · · · · · · · · ·	5		?	0	0
· · · · · · · · · · · · · · · · · · ·		Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is "0".	?	0	×
Ľ	7	<ul> <li>The completion of transfer to the PWM0 latch is indicated.</li> <li>0: Transfer completed.</li> <li>1: Not transferred.</li> <li>At writing: This bit is set to "1".</li> </ul>	?	0	×

Fig. 2.6.4 Structure of PWM0L register

1

2.6 PWM



Fig. 2.6.5 Structure of PWM1H register



2.6 PWM



Fig. 2.6.7 Structure of AD/DA control register

2.6 PWM

### 2.6.3 PWM application example

### (1) Control of VS tuner

Figure 2.6.8 shows a connection diagram, and Figure 2.6.9 shows the setting of relevant registers.



Fig. 2.6.8 Connection diagram

### 2.6 PWM

**Outline:** • Control of VS tuner by using the 14-bit resolution PWM<sub>0</sub> output function •  $f(X_{IN}) = 8 \text{ MHz}$ 

ADCON	AD/DA control register (address 34 <sub>16</sub> )
PCTL1	PWM control register 1 (address 2E <sub>16</sub> )          1       Enable PWMo output         Note: The PWMo output function has priority even when the bit corresponding to P56 pin of port P5 direction register is set to the input mode.
PWM0H	PWM0H register (address 3016)
PWM0L	PWM0L register (address 31 <sub>16</sub> )
	sub-period to which the ADD bit is to be added within the repetitive cycle consisting of 64 sub-periods is determined. When output data is written to the PWM0L register, bit 7 of this register becomes "1". When completing to transfer data from the PWM0L register to the PWM0 latch, bit 7 becomes "0".

## 2.6 PWM

**Control procedure:** PWM waveform is output to the external by setting relevant registers shown Figure 2.6.9. This PWM<sub>0</sub> output is integrated through the low pass filter and converted into DC signals for control of the VS tuner. Figure 2.6.10 shows the control procedure.





#### 2.6.4 Notes on PWM

- ●For PWM₀ output, "L" level is output first.
- After data is set to the PWM0L and the PWM0H registers, PWM waveform corresponding to the new data is output from next repetitive period.



Fig. 2.6.11 PWM<sub>0</sub> output

## 2.7 A-D converter

## 2.7 A-D converter

This paragraph explains the registers setting method and the notes relevant to the A-D converter.

### 2.7.1 Memory map



Fig. 2.7.1 Memory map of registers relevant to A-D converter

### 2.7.2 Relevant registers





2.7 A-D converter



Fig. 2.7.3 Structure of A-D conversion register 1



### Fig. 2.7.4 Structure of A-D conversion register 2

## 2.7 A-D converter



Fig. 2.7.5 Structure of Interrupt source selection register

2.7 A-D converter



Fig. 2.7.6 Structure of Interrupt request register 2

b7 b	6 b5 b4	b3 b3	2 b1 b0	Int	errupt control register 2 (ICON2)	) [Address : 3F16]			
				В	Name	Function	At reset	R	W
				0	CNTRo/ScL, SDA interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
			 	1	CNTR1/key-on wake-up interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
				2	Serial I/O2/I <sup>2</sup> C interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
		i 		3	INT <sub>2</sub> /I <sup>2</sup> C interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
				4	INT <sub>3</sub> interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
				5	INT4 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
				6	AD converter/key-on wake-up interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	С
 				7	Fix this bit to "0".		0	0	С

Fig. 2.7.7 Structure of Interrupt control register 2

## 2.7 A-D converter

### 2.7.3 A-D converter application examples

### (1) Conversion of analog input voltage

Outline : The analog input voltage input from a sensor is converted to digital values.

Figure 2.7.8 shows a connection diagram, and Figure 2.7.9 shows the relevant registers setting.



#### Fig. 2.7.8 Connection diagram

**Specifications** : •The analog input voltage input from a sensor is converted to digital values. •P6₀/AN₀ pin is used as an analog input pin.



Fig. 2.7.9 Relevant registers setting

### 2.7 A-D converter

An analog input signal from a sensor is converted to the digital value according to the relevant registers setting shown by Figure 2.7.9. Figure 2.7.10 shows the control procedure for 8-bit read, and Figure 2.7.11 shows the control procedure for 10-bit read.



Fig. 2.7.10 Control procedure for 8-bit read



Fig. 2.7.11 Control procedure for 10-bit read

### 2.7 A-D converter

### 2.7.4 Notes on A-D converter

### (1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01  $\mu$ F to 1  $\mu$ F. Further, be sure to verify the operation of application products on the user side.

### Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

### (2) A-D converter power source pin

The AVss pin is an A-D converter power source pin. Regardless of using the A-D conversion function or not, connect them as following :

• AVss : Connect to the Vss line

### Reason

If the AVss pin id opened, the microcomputer may have a failure because of noise or others.

### (3) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- f(XIN) is 500 kHz or more
- Do not execute the STP instruction

## 2.8 D-A Converter

This paragraph explains the registers setting method and the notes relevant to the D-A converter.

### 2.8.1 Memory map



Fig. 2.8.1 Memory map of registers relevant to D-A converter

## 2.8 D-A Converter

### 2.8.2 Relevant registers



Fig. 2.8.2 Structure of Port P5 direction register





2.8 D-A Converter





### 2.8 D-A Converter

### 2.8.3 D-A converter application example

### (1) Speaker output volume modulation

Outline: The volume of a speaker output is modulated by using D-A converter.

- Specifications: •Timer X modulates the period of sound for the pitch interval, so that a fixed pitch ("la": approx. 440 Hz) can be output. Modulating the amplitude with the D-A output value controls the volume.
  - •Use  $f(X_{IN}) = 6$  MHz.
  - •Use DA1 (P56/DA1 pin) as D-A converter.

Figure 2.8.5 shows a peripheral circuit example and Figure 2.8.6 shows a speaker output example. Figure 2.8.7 shows the relevant registers setting.







Fig. 2.8.6 Speaker output example

### 2.8 D-A Converter



## 2.8 D-A Converter

When the registers are set as shown in Figure 2.8.7, the speaker output volume is modulated by the D-A output value. Figure 2.8.8 shows the control procedure.



### 2.8.4 Notes on D-A converter

### (1) Vcc when using D-A converter

The D-A converter accuracy when Vcc is 4.0 V or less differs from that of when Vcc is 4.0 V or more. When using the D-A converter, we recommend using a Vcc of 4.0 V or more.

### (2) D-Ai conversion register when not using D-A converter

When a D-A converter is not used, set all values of the D-Ai conversion registers (i = 1, 2) to " $00_{16}$ ". The initial value after reset is " $00_{16}$ ".

## 2.9 Bus interface

### 2.9 Bus interface

This paragraph explains the registers setting method and the programming examples relevant to the bus interface.

### 2.9.1 Memory map



Fig. 2.9.1 Memory map of registers relevant to bus interface

2.9 Bus interface

#### 2.9.2 Relevant registers



Fig. 2.9.2 Structure of Data bus buffer register i





## 2.9 Bus interface

Data bus buffer control register b7 b6 b5 b4 b3 b2 b1 b0 Data bus buffer control register (DBBCON) [Address 2A<sub>16</sub>] В At reset R W Name Function 0: P50-P53, P8 I/O port Data bus buffer enable bit 0 0 0 0 1 : Data bus buffer enabled 1 0 : Single data bus buffer mode 0 Data bus buffer function 0 С selection bit (P4 7 functions as I/O port.) Double data bus buffer mode (P4 7 functions as  $\overline{S_1}$  input.) 0: OBFoo valid 0 2 OBF<sub>0</sub> output selection bit 0 0 1: OBF01 valid 3 0 OBF00 output enable bit 0 : P42 functions as port I/O pin. 0 0 1: P42 functions as OBF00 output pin. 4 OBF01 output enable bit 0 : P4<sub>3</sub> functions as port I/O pin. 0 0 0 1: P43 functions as OBF01 output pin. 0 : P46 functions as port I/O pin. 5 OBF10 output enable bit 0 0 0 1: P46 functions as OBF10 output pin. 0 : CMOS level input 6 Input level selection bit 0 0 0 1: TTL level input 7 Fix this bit to "0". 0 0 0

### Fig. 2.9.4 Structure of Data bus buffer control register



Fig. 2.9.5 Structure of Interrupt source selection register

2.9 Bus interface



Fig. 2.9.6 Structure of Interrupt request register 1



Fig. 2.9.7 Structure of Interrupt control register 1

## 2.9 Bus interface



### 2.9.3 Bus interface overview

The 3886 group has the built-in bus interface of two bytes to activate itself as a slave microcomputer. A slave microcomputer is the microcomputer which is operated owing to the host CPU's indication. Data is asynchronously transmitted/received between the host CPU and the slave microcomputer, through the bus interface of these two bytes. Accordingly, the slave microcomputer can be treated as well as two general peripheral LSIs on the host CPU side. Consequently, it is easy to change its function by updating the slave's program.

The performance overview of 3886 group's built-in bus interface is as follows:

- 8-bit data bus
- Built-in data bus buffer of two levels for input and output each
- Possible externally to output input/output buffer state as status.

Figure 2.9.9 shows the bus interface block diagram.



Fig. 2.9.9 Bus interface block diagram
## 2.9 Bus interface

### 2.9.4 Input/Output operation

### (1) Input operation

The bus interface input operation is explained as the following:

- ① When the logical OR of  $\overline{Si}$  (i = 0, 1) and  $\overline{W}$  is "0", the data bus status is latched into the data bus buffer register i (DBBi) at the rising of  $\overline{W}$  input signal.
- <sup>(2)</sup> When the data is latched into the input data bus buffer register i, the IBFi flag of the data bus buffer status register i is simultaneously set to "1".
- <sup>(3)</sup> When the IBFi flag is set to "1", the input buffer full interrupt request occurs and the input buffer full interrupt request bit is set to "1".
- ④ At the timing ③, the A0 level is stored into bit 3 of the data bus buffer status register i. Bit 3 indicates that the contents of the input data bus buffer register i are data or a command.

### (2) Output operation

The bus interface output operation is explained as the following:

- ① Writing data to the DBBi sets the OBFi flag of the data bus status register i to "1".
- <sup>(2)</sup> When the logical OR of  $\overline{Si}$ ,  $\overline{R}$  and A0 is "0", the contents of the output data bus buffer register i are output on the system bus and the OBFi flag is simultaneously cleared to "0".
- ③ At the rising of the  $\overline{R}$  input signal, the output buffer empty interrupt request occurs and the output buffer empty interrupt request bit is set to "1".

Si	R	W	A0	Data bus status	Data on data bus
0	0	1	0	Read	Output data
0	0	1	1	Read	Status information
0	1	0	0	Write	Input data (Data)
0	1	0	1	Write	Input data (Command)
1	X	X	×	High impedance	—

Table 2.9.1 Bus control signals and data bus status

2.9 Bus interface

#### 2.9.5 Relevant registers setting

Figure 2.9.10 shows the relevant registers setting.



Fig. 2.9.10 Relevant registers setting

# 2.9 Bus interface

Figure 2.9.11 shows the control procedure using the interrupt.



Fig. 2.9.11 Control procedure using interrupt

# 2.10 Watchdog timer

This paragraph explains the registers setting method and the notes relevant to the watchdog timer.

## 2.10.1 Memory map



Fig. 2.10.1 Memory map of registers relevant to watchdog timer

## 2.10.2 Relevant registers

b7	b6	b5	54 b	3 b	02 k	01 b0	-	atchdog timer control register	WDTCON) [Address : 1E16]			
Ļ	Ļ	-	-	<b>L</b>			」 		Function	- I.a		114
	I I		1				В	Name		At reset	ĸ	W
		   	   	   	   		0	Watchdog timer H (for read-o	out of high-order 6 bits)	1	0	×
		   		   	   	 	1			1	0	×
			- - - -	-     	i L		2			1	0	×
				   			_ 3			1	0	×
			   				4			1	0	×
		 					_ 5			1	0	×
	 						6	STP instruction disable bit	0 : STP instruction enabled 1 : STP instruction disabled	0	0	0
L.							. 7	Watchdog timer H count source selection bit	0 : Watchdog timer L underflow 1 : f(XIN)/16 or f(XCIN)/16	0	0	0

Fig. 2.10.2 Structure of Watchdog timer control register

# 2.10 Watchdog timer





#### 2.10.3 Watchdog timer application examples

#### (1) Detection of program runaway

**Outline**: If program runaway occurs, let the microcomputer reset, using the internal timer for detection of program runaway.

- **Specifications**: •An underflow of watchdog timer H is judged to be program runaway, and the microcomputer is returned to the reset status.
  - •Before the watchdog timer H underflows, "0" is set into bit 7 of the watchdog timer control register at every cycle in a main routine.
  - •High-speed mode is used as a main clock division ratio.
  - •An underflow signal of the watchdog timer L is supplied as the count source of watchdog timer H.

Figure 2.10.4 shows a watchdog timer connection and division ratio setting; Figure 2.10.5 shows the relevant registers setting; Figure 2.10.6 shows the control procedure.



Fig. 2.10.4 Watchdog timer connection and division ratio setting

# 2.10 Watchdog timer



Fig. 2.10.5 Relevant registers setting



Fig. 2.10.6 Control procedure

## 2.10.4 Notes on watchdog timer

- •Make sure that the watchdog timer does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term.
- •When the STP instruction disable bit has been set to "1", it is impossible to switch it to "0" by a program.

2.11 Reset

# 2.11 Reset

## 2.11.1 Connection example of reset IC



Fig. 2.11.1 Example of poweron reset circuit

Figure 2.11.2 shows the system example which switches to the RAM backup mode by detecting a drop of the system power source voltage with the INT interrupt.



Fig. 2.11.2 RAM backup system

## 2.11 Reset

### 2.11.2 Notes on RESET pin

#### **Connecting capacitor**

In case where the  $\overline{\text{RESET}}$  signal rise time is long, connect a ceramic capacitor or others across the  $\overline{\text{RESET}}$  pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

#### Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

# 2.12 Clock generating circuit

This paragraph explains how to set the registers relevant to the clock generating circuit and describes an application example.

## 2.12.1 Relevant registers

CPU mode							
b7 b6 b5 b4	b3 b2 b1 b0		U mode register 2UM: address 3B16)	-		_	
		b	Name	Functions	At reset	R	w
		0	Processor mode bits	00 : Single-chip mode 01 : Memory expansion mode (Note)	0	0	
		1		10 : Microprocessor mode (Note) 11 : Not available	*	0	0
	L	2	Stack page selection bit	0 : 0 page 1 : 1 page	0	0	0
		3	Fix this bit to "1".		1	0	0
		4	Port Xc switch bit	0: I/O port function (oscillation stopped) 1: XCIN-XCOUT oscillation function	0	0	0
		5	Main clock (XIN- XOUT) stop bit	0: Oscillating 1: Stopped	0	0	0
		6	Main clock division ratio selection bits	<sup>b7 b6</sup> 0 0: φ=f(XIN)/2 (high-speed mode) 0 1: φ=f(XIN)/8	1	0	0
		7		(middle-speed mode) 1 0: φ=f(XciN)/2 (low-speed mode) 1 1: Not available	0	0	0
				1 depends on the CNVss lev available for M38869M8A/MC sion.		the	

Fig. 2.12.1 Structure of CPU mode register

# 2.12 Clock generating circuit

## 2.12.2 Clock generating circuit application example

Status transition during power failure
 Outline: The clock counts up every second by using the timer interrupt during a power failure.



## Fig. 2.12.2 Connection diagram

Specifications:•Reducing power dissipation as low as possible while maintaining clock function•Clock: $f(X_{IN}) = 8$  MHz,  $f(X_{CIN}) = 32.768$  kHz•Port processingInput port: Fixed to "H" or "L" level externally.Output port:Fixed to output level that does not cause current flow to the external.<br/>(Example) Fix to "H" for an LED circuit that turns on at "L" output<br/>level.I/O port:Input port  $\rightarrow$  Fixed to "H" or "L" level externally.<br/>Output port:  $\rightarrow$  Output of data that does not consume current<br/>VREF pin:VREF pin:Terminate A-D conversion operation<br/>Stop VREF current dissipation by setting value of D-Ai conversion register<br/>to "0016".

Figure 2.12.3 shows the status transition diagram during power failure and Figure 2.12.4 shows the setting of relevant registers.



Fig. 2.12.3 Status transition diagram during power failure

## 2.12 Clock generating circuit





# 2.12 Clock generating circuit

**Control procedure:** To prepare for a power failure, set the relevant registers in the order shown below.



Fig. 2.12.5 Control procedure

# 2.13 Standby function

The 3886 group is provided with standby functions to stop the CPU by software and put the CPU into the low-power operation.

The following two types of standby functions are available.

•Stop mode using STP instruction

•Wait mode using WIT instruction

### 2.13.1 Stop mode

The stop mode is set by executing the STP instruction. In the stop mode, the oscillation of both clocks (X<sub>IN</sub>-X<sub>OUT</sub>, X<sub>CIN</sub>-X<sub>COUT</sub>) stop and the internal clock  $\phi$  stops at the "H" level. The CPU stops and peripheral units stop operating. As a result, power dissipation is reduced.

### (1) State in stop mode

Table 2.13.1 shows the state in the stop mode.

Item	State in stop mode		
Oscillation	Stopped.		
CPU	Stopped.		
Internal clock $\phi$	Stopped at "H" level.		
I/O ports P0–P8	Retains the state at the STP instruction execution.		
Timer	Stopped. (Timers 1, 2, X, Y)		
	However, Timers X and Y can be operated in the event counter		
	mode.		
PWM0, PWM1	Stopped.		
Watchdog timer	Stopped.		
Serial I/O1, Serial I/O2	Stopped.		
	However, these can be operated only when an external clock		
	is selected.		
I <sup>2</sup> C-BUS interface	Stopped.		
A-D converter	Stopped.		
D-A converter	Retains output voltage.		
Comparator	Stopped.		
Bus interface	Operating.		

#### Table 2.13.1 State in stop mode

## 2.13 Standby function

### (2) Release of stop mode

The stop mode is released by a reset input or by the occurrence of an interrupt request. Note the differences in the restoration process according to reset input or interrupt request, as described below.

### ■Restoration by reset input

The stop mode is released by holding the  $\overrightarrow{\text{RESET}}$  pin to the "L" input level during the stop mode. Oscillation is started when all ports are in the input state and the stop mode of the main clock (X<sub>IN-Xout</sub>) is released.

Oscillation is unstable when restarted. For this reason, time for stabilizing of oscillation (oscillation stabilizing time) is required. The input of the  $\overrightarrow{\text{RESET}}$  pin should be held at the "L" level until oscillation stabilizes.

When the  $\overrightarrow{\text{RESET}}$  pin is held at the "L" level for 16 cycles or more of X<sub>IN</sub> after the oscillation has stabilized, the microcomputer will go to the reset state. After the input level of the  $\overrightarrow{\text{RESET}}$  pin is returned to "H", the reset state is released in approximately 10.5 to 18.5 cycles of the X<sub>IN</sub> input.

Figure 2.13.1 shows the oscillation stabilizing time at restoration by reset input.

At release of the stop mode by reset input, the internal RAM retains its contents previous to the reset. However, the previous contents of the CPU register and SFR are not retained.

For more details concerning reset, refer to "2.11 Reset".



Fig. 2.13.1 Oscillation stabilizing time at restoration by reset input

### ■Restoration by interrupt request

The occurrence of an interrupt request in the stop mode releases the stop mode. As a result, oscillation is resumed. The interrupts available for restoration are:

- •INT<sub>0</sub>-INT<sub>4</sub>
- •CNTR<sub>0</sub>, CNTR<sub>1</sub>
- •Serial I/O (1, 2) using an external clock
- •Timer X, Y using an external event count
- •Key input (key-on wake-up)
- •Bus interface
- •Scl/Sda

However, when using any of these interrupt requests for restoration from the stop mode, in order to enable the selected interrupt, you must execute the STP instruction after setting the following conditions.

[Necessary register setting]

- ① Interrupt disable flag I = "0" (interrupt enabled)
- ② Timer 1 interrupt enable bit = "0" (interrupt disabled)
- ③ Interrupt request bit of interrupt source to be used for restoration = "0" (no interrupt request issued)
- ④ Interrupt enable bit of interrupt source to be used for restoration = "1" (interrupts enabled)

For more details concerning interrupts, refer to "2.2 Interrupts".

Oscillation is unstable when restarted. For this reason, time for stabilizing of oscillation (oscillation stabilizing time) is required. For restoration by an interrupt request, waiting time prior to supplying internal clock  $\phi$  to the CPU is automatically generated<sup>\*2</sup> by Prescaler 12 and Timer 1<sup>\*1</sup>. This waiting time is reserved as the oscillation stabilizing time on the system clock side. The supply of internal clock  $\phi$  to the CPU is started at the Timer 1 underflow.

Figure 2.13.2 shows an execution sequence example at restoration by the occurrence of an  $INT_0$  interrupt request.

- \*1: If the STP instruction is executed when the oscillation stabilizing time set after STP instruction released bit is "0", "FF<sub>16</sub>" and "01<sub>16</sub>" are automatically set in the Prescaler 12 counter/latch and Timer 1 counter/latch, respectively. When the oscillation stabilizing time set after STP instruction released bit is "1", nothing is automatically set to either Prescaler 12 or Timer 1. For this reason, any suitable value can be set to Prescaler 12 and Timer 1 for the oscillation stabilizing time.
- \*2: Immediately after the oscillation is started, the count source is supplied to the prescaler 12 so that a count operation is started.

# 2.13 Standby function



Fig. 2.13.2 Execution sequence example at restoration by occurrence of INT<sub>0</sub> interrupt request

### (3) Notes on using stop mode ■Restarting oscillation

Usually, when the MCU stops the clock oscillation by STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer  $1 = 01_{16}$ , Prescaler  $12 = FF_{16}$ ) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing "1" to bit 6 of the port control register 2 (address  $002F_{16}$ ).

However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

#### Reason

Oscillation will restart when an external interrupt is received. However, internal clock phi is supplied to the CPU only when Timer 1 underflows. This ensures time for the clock oscillation using the ceramic resonators to be stabilized.

#### ■Clock restoration

After restoration from the stop mode to the normal mode by an interrupt request, the contents of the CPU mode register previous to the STP instruction execution are retained. Accordingly, if both main clock and sub clock were oscillating before execution of the STP instruction, the oscillation of both clocks is resumed at restoration.

In the above case, when the main clock side is set as a system clock, the oscillation stabilizing time for approximately 8,000 cycles of the  $X_{IN}$  input is reserved at restoration from the stop mode. At this time, note that the oscillation on the sub clock side may not be stabilized even after the lapse of the oscillation stabilizing time of the main clock side.

#### 2.13.2 Wait mode

The wait mode is set by execution of the WIT instruction. In the wait mode, oscillation continues, but the internal clock  $\phi$  stops at the "H" level.

The CPU stops, but most of the peripheral units continue operating.

#### (1) State in wait mode

The continuation of oscillation permits clock supply to the peripheral units except  $I^2$ C-BUS interface. Table 2.13.2 shows the state in the wait mode.

Item	State in wait mode
Oscillation	Operating.
CPU	Stopped.
Internal clock $\phi$	Stopped at "H" level.
I/O ports P0-P8	Retains the state at the WIT instruction execution.
Timer	Operating.
PWM0, PWM1	Operating.
Watchdog timer	Operating.
Serial I/O1, Serial I/O2	Operating.
I <sup>2</sup> C-BUS interface	Stopped.
	However, this operates when the system clock stop selection
	bit (bit 6 of address 15 <sub>16</sub> ) is "1".
A-D converter	Operating.
D-A converter	Retains output voltage.
Comparator	Operating.
Bus interface	Operating.

#### Table 2.13.2 State in wait mode

## 2.13 Standby function

### (2) Release of wait mode

The wait mode is released by reset input or by the occurrence of an interrupt request. Note the differences in the restoration process according to reset input or interrupt request, as described below.

In the wait mode, oscillation is continued, so an instruction can be executed immediately after the wait mode is released.

### ■Restoration by reset input

The wait mode is released by holding the input level of the  $\overrightarrow{\text{RESET}}$  pin at "L" in the wait mode. Upon release of the wait mode, all ports are in the input state, and supply of the internal clock  $\phi$  to the CPU is started. To reset the microcomputer, the  $\overrightarrow{\text{RESET}}$  pin should be held at an "L" level for 16 cycles or more of X<sub>IN</sub>. The reset state is released in approximately 10.5 cycles to 18.5 cycles of the X<sub>IN</sub> input after the input of the  $\overrightarrow{\text{RESET}}$  pin is returned to the "H" level.

At release of wait mode, the internal RAM retains its contents previous to the reset. However, the previous contents of the CPU register and SFR are not retained.

Figure 2.13.3 shows the reset input time.

For more details concerning reset, refer to "2.11 Reset".



Fig. 2.13.3 Reset input time

## 2.13 Standby function

#### ■Restoration by interrupt request

In the wait mode, the occurrence of an interrupt request releases the wait mode and supply of the internal clock  $\phi$  to the CPU is started. At the same time, the interrupt request used for restoration is accepted, so the interrupt processing routine is executed.

However, when using an interrupt request for restoration from the wait mode, in order to enable the selected interrupt, you must execute the STP instruction after setting the following conditions.

[Necessary register setting]

① Interrupt disable flag I = "0" (interrupt enabled)

② Interrupt request bit of interrupt source to be used for restoration = "0" (no interrupt request issued)

③ Interrupt enable bit of interrupt source to be used for restoration = "1" (interrupts enabled)

For more details concerning interrupts, refer to "2.2 Interrupts".

#### (3) Notes on wait mode

#### ■Clock restoration

If the wait mode is released by a reset when  $X_{CIN}$  is set as the system clock and  $X_{IN}$  oscillation is stopped during execution of the WIT instruction,  $X_{CIN}$  oscillation stops,  $X_{IN}$  oscillations starts, and  $X_{IN}$  is set as the system clock.

In the above case, the RESET pin should be held at "L" until the oscillation is stabilized.

## 2.14 Processor mode

## 2.14 Processor mode

This paragraph explains usage examples and others relevant to the processor mode. (Support product: M38867M8A/E8A)

### 2.14.1 Memory map



### 2.14.2 Relevant registers



Fig. 2.14.2 Structure of CPU mode register

#### 2.14.3 Processor mode usage examples

### (1) External memory connection example unusing ONW (one wait) function

**Outline**: An external memory is accessed, using the microprocessor mode. The RAM which meets the following conditions can be used at  $f(X_{IN}) = 8$  MHz:

•OE access time:  $t_{a(OE)} \le 50$  ns

•Data set up time at write:  $t_{su(D)} \le 65$  ns.

For example, the M5M5256BP-10, whose address access time is 100 ns, can be used. Figure 2.14.3 shows the expansion example of 32-Kbytes ROM and RAM.



Fig. 2.14.3 Expansion example of 32-Kbytes ROM and RAM

## 2.14 Processor mode

Figures 2.14.4 to 2.14.6 show the basic timing at 8 MHz (no wait) operating.



Fig. 2.14.4 Read cycle (OE access, SRAM)



Fig. 2.14.5 Read cycle (OE access, EPROM)

2.14 Processor mode



Fig. 2.14.6 Write cycle (W control, SRAM)

## 2.14 Processor mode

## (2) External memory connection example using ONW (one wait) function

**Outline**: When the access time of an external memory is slow, the ONW function is used.

When "L" level is input to the P3<sub>2</sub>/ $\overline{ONW}$  pin in the state that the CPU reads or writes, a read or write cycle is extended by one cycle of  $\phi$ . The  $\overline{RD}$  or  $\overline{WR}$  signal retains "L" level during the extended time.

The  $\overline{\text{ONW}}$  function is valid for read or write to addresses 0000<sub>16</sub> to 0007<sub>16</sub> and 0440<sub>16</sub> to FFFF<sub>16</sub>.

Figure 2.14.7 shows the usage example using the ONW function.



Fig. 2.14.7 Usage example of ONW function

#### (3) External memory connection example at $f(X_{IN}) = 8$ MHz or more

Outline: When the access time of an external memory is fast, it is possible to use at f(X<sub>IN</sub>) = 8 MHz or more. The RAM which meets the following conditions can be used at f(X<sub>IN</sub>) = 9 MHz:
•OE access time: t<sub>a(OE)</sub> ≤ 35 ns
•Data set up time at write: t<sub>su(D)</sub> ≤ 50 ns.

For example, the M5M5256BP-70, whose address access time is 70 ns, can be used. Figure 2.14.8 shows the expansion example of 32-Kbytes ROM and RAM.



Fig. 2.14.8 Expansion example of 32-Kbytes ROM and RAM at  $f(X_{IN}) = 8$  MHz or more

## 2.14 Processor mode

Figures 2.14.9 to 2.14.11 show the basic timing at 9 MHz (no wait) operating.



Fig. 2.14.9 Read cycle (OE access, SRAM)





2.14 Processor mode



Fig. 2.14.11 Write cycle (W control, SRAM)

# 2.15 Flash memory

# 2.15 Flash memory

This paragraph explains the registers setting method and the notes relevant to the flash memory version.

## 2.15.1 Overview

The functions of the flash memory version are similar to those of the mask ROM version except that the flash memory is built-in and some of the SFR area differ from that of the mask ROM version (refer to "2.15.2 Memory map").

In the flash memory version, the built-in flash memory can be programmed or erased by using the following three modes.

- CPU reprogramming mode
- Parallel input/output mode
- Serial input/output mode

## 2.15.2 Memory map

M38869FFAHP/GP have 60 Kbytes of built-in flash memory.

Figure 2.15.1 shows the memory map of the flash memory version.



Fig. 2.15.1 Memory map of flash memory version for 3886 Group

2.15 Flash memory

### 2.15.3 Relevant registers





# 2.15 Flash memory



Fig. 2.15.4 Structure of Flash command register

## 2.15.4 Parallel I/O mode

In the parallel I/O mode, program/erase to the built-in flash memory can be performed by a general EPROM programmer.

Set the programming mode of the EPROM programmer to M5M28F101 and set the memory area of program/erase from 01000<sub>16</sub> to 0FFFF<sub>16</sub>. Be especially careful when erasing; if the memory area is not set correctly, the products will be damaged eternally.

Table 2.15.1 shows the setting of EPROM programmers when programming in the parallel I/O mode.

			-		
Products	Programming adapter	Programming mode	Memory area		
M38869FFAHP	PCA4738HF-80				
M38869FFAGP	PCA4738GF-80	M5M28F101	0100016 to 0FFFF16		

2.15 Flash memory

### 2.15.5 Serial I/O mode

Table 2.15.2 shows a pin connection example using MSP-I/MSP-II\* between the programmer and the microcomputer when programming in the serial I/O mode.

\*MSP-I/MSP-II provided by Suisei Electronics System Co., Ltd. (http://www.suisei.co.jp/index\_e.htm) (product available in Asia and Oceania only)

### Table 2.15.2 Connection example to programmer when serial programming

MSF	P-I/MSP-II	3886 Group flash memory version			
Signal name	Target connector	Pin name	Pin number		
	Line number				
BUSY	1	P47/SRDY1	18		
VPP (Note 1)	2	CNVss (Note 1)	24		
VDD (Note 3)	3	Vcc (Note 3)	71		
SCL	4	P46/Sclk1	19		
SDA	5	P44/RxD	21		
PGM/OE	6	P37	55		
RESET	7	RESET	25		
GND (Note 2)	8	Vss, AVss (Note 2)	30, 73		

**Notes 1:** Connect an approximate 0.01  $\mu$ F capacitor between CNVss/V<sub>PP</sub> and GND for noise elimination.

2: When connecting a serial programmer, first connect both GNDs to the same GND level.

**3:** When the V<sub>cc</sub> power is already supplied to the target board, do not connect the VDD supply pin of the serial programmer to V<sub>cc</sub> of the target board.

## 2.15 Flash memory

### 2.15.6 CPU reprogramming mode

In the CPU reprogramming mode, issuing software commands through the Central Processing Unit (CPU) can reprogram the built-in flash memory. Accordingly, the contents of the built-in flash memory can be reprogrammed with the microcomputer itself mounted on board, without using the EPROM programmer. Store the reprogramming control program to the built-in flash memory in advance. The built-in flash memory cannot be read in the CPU reprogramming mode. Accordingly, after transferring the reprogramming control program to the RAM.

The following commands can be used in the CPU reprogramming mode: read, program, program verify, erase, erase verify, and reset. For details concerning each command, refer to "CHAPTER 1 Flash memory mode 3 (CPU reprogramming mode)".

### (1) CPU reprogramming mode beginning/release procedures

Operation procedure in the CPU reprogramming mode for the built-in flash memory is described below.

As for the control example, refer to "2.15.7 (2) Control example in the CPU reprogramming mode."

### [Beginning procedure]

- 1 Apply 0 V to the CNVss/VPP pin for reset release.
- <sup>(2)</sup> After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
- ③ Set "1" to the CPU reprogramming mode select bit (bit 0 of address 0FFE<sub>16</sub>).
- $\textcircled{\sc 4}$  Apply VPPH to the CNVss/VPP pin.
- $\ensuremath{\texttt{$\mathbb{S}$}}$  Wait until CNVss/VPP pin becomes 12 V.
- 6 Read the CPU reprogramming mode monitor flag (bit 2 of address 0FFE<sub>16</sub>) to confirm that the CPU reprogramming mode is valid.
- ⑦ Flash memory operations are executed by writing software-commands to the flash command register (address 0FFF₁6).

Note: The following procedures are also necessary.

- Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory.
- Initial setting for ports, etc.
- Writing to the watchdog timer

#### [Release procedure]

- 1 Apply 0 V to the CNVss/Vpp pin.
- 0 Wait until CNVss/VPP pin becomes 0 V.
- ③ Set the CPU reprogramming mode select bit (bit 0 of address 0FFE16) to "0".

Also, execute the following processing before the CPU reprogramming mode is selected so that interrupts will not occur during the CPU reprogramming mode.

• Set the interrupt disable flag (I) to "1"

In the CPU reprogramming mode, write to the watchdog timer control register (address 1E<sub>16</sub>) periodically to prevent the generation of a reset by the underflow of the watchdog timer H.

In the program state (programming time: max. 9.5  $\mu$ s), watchdog timer H and L are set to "FF<sub>16</sub>", and the count stop. The count is started again after the program state or the erase state is completed. Accordingly, the write period of the watchdog timer control register is calculated except for the program time and erase time.

When the interrupt request or reset occurs in the CPU reprogramming mode, the microcomputer enters the following states;

(1) Interrupt

This may cause a program runaway because the flash memory that has an interrupt vector area cannot be read.

(2) Underflow of watchdog timer H, reset

This may cause a microcomputer reset; the built-in flash memory control circuit and the flash memory control register are reset.

Also, note that, when the interrupt or reset occurs during program/erase, error data may still exist after reset release because the reprogramming of the flash memory has not been completed. In this case, setting the proper program code to the flash memory in the parallel I/O mode or serial I/O mode is required.

## 2.15.7 Flash memory mode application examples

The control pin processing example on the system board in the serial I/O mode and the control example in the CPU reprogramming mode are described below.

## (1) Control pin connection example on the system board in serial I/O mode

As shown in Figure 2.15.5, in the serial I/O mode, the built-in flash memory can be reprogrammed with the microcomputer mounted on board. Connection examples of control pins (P37, P44, P46, P47, CNVss and RESET pin) in the serial I/O mode are described below.



Fig. 2.15.5 Reprogramming example of built-in flash memory in serial I/O mode

# 2.15 Flash memory

## ① When control signals are not affected to user system circuit

When the control signals in the serial I/O mode are not used or not affected to the user system circuit, they can be connected as shown in Figure 2.15.6.



Fig. 2.15.6 Connection example in serial I/O mode (1)

## <sup>(2)</sup> When control signals are affected to user system circuit-1

Figure 2.15.7 shows an example that the jumper switch cut-off the control signals not to supply to the user system circuit in the serial I/O mode.



Fig. 2.15.7 Connection example in serial I/O mode (2)

## 2.15 Flash memory

### ③ When control signals are affected to user system circuit-2

Figure 2.15.8 shows an example that the analog switch (74HC4066) cut-off the control signals not to supply to the user system circuit in the serial I/O mode.



Fig. 2.15.8 Connection example in serial I/O mode (3)
## 2.15 Flash memory

### (2) Control example in CPU reprogramming mode

In this example, the built-in flash memory is reprogrammed in the CPU reprogramming mode by serial I/O, receiving the reprogramming data (updated data).

Figure 2.15.9 shows an example of the reprogramming system for the built-in flash memory in the CPU reprogramming mode.



Fig. 2.15.9 Example of reprogramming system for built-in flash memory in CPU reprogramming mode

### Specifications

- CPU reprogramming mode is selected/released by the input signal to Pi2.
- 2 Updated data is received by serial I/O.
- $\ensuremath{\textcircled{3}}$  The transfer enable state of serial transmit side is judged by "L" level input to Pi\_0.
- ④ V<sub>PP</sub> control circuit is turned ON/OFF by the output from Pi₁ (refer to Figure 2.15.14 and Figure 2.15.15).









Fig. 2.15.13 CPU reprogramming control program example (4)

## 2.15 Flash memory



### Fig. 2.15.14 VPP control circuit example (1)



## 2.15 Flash memory

### 2.15.8 Notes on CPU reprogramming mode

- (1) Transfer the CPU reprogramming mode control program to the internal RAM before selecting the CPU reprogramming mode, and then, execute it on the internal RAM. Additionally, when the subroutine or stack operation instruction is used in the control program, make sure the control program is not destroyed by the stack operation.
- (2) Make sure each instruction description (specified address etc.) is correct, because the CPU reprogramming mode control program is transferred to the internal RAM and executed on the internal RAM.
- (3) In order to avoid generation of a watchdog timer reset, write to the watchdog timer control register periodically during the CPU reprogramming mode control program (refer to "2.7 Watchdog timer").

### (4) Notes on flash memory version

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it works as a program power source pin (V<sub>PP</sub> pin), as well. To improve the noise margin, connect the CNVss pin to Vss through 1 to 10 k $\Omega$  resistor. When the CNVss pin of the mask ROM version is connected to Vss through this resistor, the function

of mask ROM version works well in the same manner as flash memory version.



- 3.1 Electrical characteristics
- 3.2 Standard characteristics
- 3.3 Notes on use
- 3.4 Countermeasures against noise
- 3.5 List of registers
- 3.6 Package outline
- 3.7 List of instruction code
- 3.8 Machine instructions
- 3.9 SFR memory map
- 3.10 Pin configurations

## 3.1 Electrical characteristics

# 3.1 Electrical characteristics

### 3.1.1 Absolute maximum ratings

#### Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltages (Note 1)		-0.3 to 7.0	V
Vcc	Power source voltages (Note 2)		-0.3 to 6.5	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P80–P87, VREF	All voltages are based on Vss. Output transistors are cut off.	-0.3 to Vcc +0.3	V
Vi	Input voltage P70–P77		-0.3 to 5.8	V
Vi	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vi	Input voltage CNVss (Note 3)		-0.3 to 7	V
VI	Input voltage CNVss (Note 4)		-0.3 to Vcc +0.3	V
VI	Input voltage CNVss (Note 5)		-0.3 to 13	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P80–P87, XOUT		-0.3 to Vcc +0.3	V
Vo	Output voltage P70–P77		-0.3 to 5.8	V
Pd	Power dissipation	Ta = 25 °C	500	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Notes 1: M38867M8A, M38867E8A

2: M38869M8A, M38869MCA, M38869MFA, M38869FFA

M38867M8A
 M38869M8A, M38869MCA, M38869MFA
 M38867E8A, M38869FFA

### 3.1.2 Recommended operating conditions

#### Table 3.1.2 Recommended operating conditions (1)

(VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Uni
Symbol	Faranielei	Min.	Тур.	Max.	
Vcc	Power source voltage ( $f(XIN) \le 4.1 \text{ MHz}$ )	2.7	5.0	5.5	v
100	Power source voltage (f(XIN) = 10 MHz)	4.0	5.0	5.5	v
Vcc	Power source voltage (flash memory version)	4.0	5.0	5.5	V
Vss	Power source voltage		0		V
Vref	Analog reference voltage (when A-D converter is used)	2.0		Vcc	v
	Analog reference voltage (when D-A converter is used)	2.7		Vcc	v
AVss	Analog power source voltage		0		V
Via	A-D converter input voltage AN0–AN7	AVss		Vcc	V
Vih	"H" input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40, P4 P47, P50–P57, P60–P67, P80–P87	<sup>11,</sup> 0.8Vcc		Vcc	V
Vih	"H" input voltage P76, P77	0.8Vcc		5.5	V
Viн	"H" input voltage (when I <sup>2</sup> C-BUS input level is selected) SDA, SCL	0.7Vcc		5.5	V
Vih	"H" input voltage (when SMBUS input level is selected) SDA, SCL	1.4		5.5	V
Vih	"H" input voltage (when CMOS input level is selected) P42–P46, DQ0–DQ7, W, R, So, S1, A0	0.8Vcc		Vcc	V
Vih	"H" input voltage (when CMOS input level is selected) P70–P75	0.8Vcc		5.5	V
Vih	"H" input voltage (when TTL input level is selected) P42–P46, DQ0–DQ7, W, R, So, S1, A0 (Note)	2.0		Vcc	V
Vih	"H" input voltage (when TTL input level is selected) P70–P75 <b>(Note)</b>	2.0		5.5	V
Vih	"H" input voltage RESET, XIN, XCIN, CNVss	0.8Vcc		Vcc	V
VIL	"L" input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P4 P50–P57, P60–P67, P70–P77, P80–P87	<sup>17,</sup> 0		0.2Vcc	V
VIL	"L" input voltage (when I <sup>2</sup> C-BUS input level is selected) SDA, SCL	0		0.3Vcc	V
VIL	"L" input voltage (when SMBUS input level is selected) SDA, SCL	0		0.6	V
VIL	"L" input voltage (when CMOS input level is selected) P42–P46, P70–P75, DQ0–DQ7, W, R, S0, S1, A0	0		0.2Vcc	V
Vil	"L" input voltage (when TTL input level is selected) P42–P46, P70–P75, DQ0–DQ7, W, R, So, S1, A0 <b>(No</b>	<b>te)</b> 0		0.8	V
VIL	"L" input voltage RESET, CNVss	0		0.2Vcc	V
VIL	"L" input voltage XIN, XCIN	0		0.16Vcc	V

Note: When Vcc is 4.0 to 5.5 V.

#### Table 3.1.3 Recommended operating conditions (2)

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, Ta = -20 to 85 °C, unless otherwise noted)

Sumbol		Deremeter		Limits		Unit
Symbol		Parameter	Min.	Тур.	Max.	
$\Sigma$ IOH(peak)	"H" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note)			-80	mA
$\Sigma$ IOH(peak)	"H" total peak output current	P40–P47, P50–P57, P60–P67 (Note)			-80	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P00-P07, P10-P17, P20-P23, P30-P37, P80-P87 (Note)			80	mA
		In single-chip mode			80	mA
ΣlOL(peak) "L" total peak output current P24–P27 (Note)	In memory expansion mode In microprocessor mode			40	mA	
$\Sigma$ IOL(peak)	"L" total peak output current	P40–P47,P50–P57, P60–P67, P70–P77 (Note)			80	mA
$\Sigma$ IOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note)			-40	mA
ΣIOH(avg)	"H" total average output current	P40–P47,P50–P57, P60–P67 (Note)			-40	mA
$\Sigma$ IOL(avg)	"L" total average output current	P00-P07, P10-P17, P20-P23, P30-P37, P80-P87 (Note)			40	mA
		In single-chip mode			40	mA
$\Sigma$ lOL(avg)	"L" total average output current P24–P27 (Note)	In memory expansion mode In microprocessor mode			40	mA
ΣIOL(avg)	"L" total average output current	P40–P47,P50–P57, P60–P67, P70–P77 (Note)			40	mA

Note : The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

#### Table 3.1.4 Recommended operating conditions (3)

#### (Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits		
Symbol		Parameter	Min.	Тур.	Max.	Unit
IOH(peak)	"H" peak output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P80–P87 <b>(Note 1)</b>			-10	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P17, P20–P23, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87 (Note 1)			10	mA
		In single-chip mode			20	mA
IOL(peak)	"L" peak output current P24–P27 <b>(Note 1)</b>	In memory expansion mode In microprocessor mode			10	mA
IOH(avg)	"H" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P80–P87 <b>(Note 2)</b>			-5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17, P20–P23, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87 <b>(Note 2)</b>			5	mA
	"L" peak output current	In single-chip mode			15	mA
IOL(avg)	P24–P27 <b>(Note 2)</b>	In memory expansion mode In microprocessor mode			5	mA
		High-speed mode 4.0 V $\leq$ Vcc $\leq$ 5.5 V			10	MHz
		High-speed mode $2.7 \text{ V} \le \text{Vcc} \le 4.0 \text{ V}$			4.5 Vcc-8	MHz
f(XIN)	Main clock input oscillation frequency (Note 3)	$\begin{array}{l} \mbox{Middle-speed mode} \\ \mbox{4.0 V} \leq \mbox{Vcc} \leq 5.5 \ \mbox{V} \end{array}$			10	MHz
		Middle-speed mode 2.7 V $\leq$ Vcc $\leq$ 4.0 V (Note 5)			10	MHz
		Middle-speed mode 2.7 V $\leq$ Vcc $\leq$ 4.0 V (Note 5)			4.5 Vcc-8	MHz
f(XCIN)	Sub-clock input oscillation free	quency (Notes 3, 4)		32.768	50	kHz

**Notes 1:** The peak output current is the peak current flowing in each port.

2: The average output current IOL(avg), IOH(avg) are average value measured over 100 ms.

3: When the oscillation frequency has a duty cycle of 50%.

4: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

5: When using the timer X/Y, timer 1/2, serial I/O1, serial I/O2, A-D converter, comparator, and PWM, set the main clock input oscillation frequency to the max. 4.5Vcc-8 (MHz).

### 3.1.3 Electrical characteristics

#### Table 3.1.5 Electrical characteristics (1)

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

	Parameter	Test conditions		Limits			
Symbol			Min.	Тур.	Max.	Unit	
Vон	"H" output voltage P00–P07, P10–P17, P20–P27	Iон = -10 mA Vcc = 4.0 to 5.5 V	Vcc-2.0			V	
VOH	P30–P37, P40–P47, P50–P57 P60–P67, P80–P87 <b>(Note)</b>	IOH = -1.0 mA VCC = 2.7 to 5.5 V	Vcc-1.0			V	
Vol	"L" output voltage P00–P07, P10–P17, P20–P27	IOL = 10 mA VCC = 4.0 to 5.5 V			2.0	V	
	P30–P37, P40–P47, P50–P57 P60–P67, P70–P77, P80–P87	IOL = 1.6 mA VCC = 2.7 to 5.5 V			0.4	V	
VT+-VT-	Hysteresis CNTR0, CNTR1, INT0, INT1 INT20–INT40, INT21–INT41 P30–P37			0.4		V	
VT+-VT-	Hysteresis RxD, SCLK1, SIN2, SCLK2			0.5		V	
VT+-VT-	Hysteresis RESET			0.5		V	
Іін	"H" input current P00–P07, P10–P17, P20–P27 P30–P37, P40–P47, P50–P57 P60–P67, P70–P77, P80–P87	VI = VCC (Pin floating. Pull-up transistors "off")			5.0	μA	
Ін	"H" input current RESET, CNVss	VI = VCC			5.0	μA	
Ін	"H" input current XIN	VI = VCC		4		μΑ	
lıL	"L" input current P00–P07, P10–P17, P20–P27 P30–P37, P40–P47, P50–P57 P60–P67, P70–P77, P80–P87	VI = VSS (Pin floating. Pull-up transistors "off")			-5.0	μΑ	
lı∟	"L" input current RESET, CNVss	VI = VSS			-5.0	μA	
lil	"L" input current XIN	VI = VSS		-4		μA	
lı.	"L" input current	VI = Vss Vcc = 4.0 to 5.5 V	-20	-60	-120	μA	
	P30–P37 (at Pull-up)	VI = VSS VCC = 2.7 to 5.5 V	-10			μA	
VRAM	RAM hold voltage	When clock stopped	2.0		5.5	V	

Note: P00–P03 are measured when the P00–P03 output structure selection bit of the port control register 1 (bit 0 of address 002E16) is "0".
P04–P07 are measured when the P04–P07 output structure selection bit of the port control register 1 (bit 1 of address 002E16) is "0".
P10–P13 are measured when the P10–P13 output structure selection bit of the port control register 1 (bit 2 of address 002E16) is "0".
P14–P17 are measured when the P14–P17 output structure selection bit of the port control register 1 (bit 3 of address 002E16) is "0".
P42, P43, P44, and P46 are measured when the P4 output structure selection bit of the port control register 2 (bit 2 of address 002E16) is "0".
P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

### Table 3.1.6 Electrical characteristics (2)

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Cymbol				Min.	Тур.	Max.	Unit
		High-speed mode f(XIN) = 10 MHz f(XCIN) = 32.768 kHz Output transistors "off"			8.0	15	mA
		High-speed mode f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off"			6.8	13	mA
		High-speed mode f(XIN) = 10 MHz (in WIT f(XCIN) = 32.768 kHz Output transistors "off"	⊺state)		1.6		mA
Icc Power source current	Low-speed mode f(X N) = stopped f(XC N) = 32.768  kHz Output transistors "off"			60	200	μΑ	
	Power source current	Low-speed mode f(XIN) = stopped f(XCIN) = 32.768 kHz (in Output transistors "off"	n WIT state)		20	40	μΑ
		Low-speed mode (VCC f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"	= 3 V)		20	55	μA
		Low-speed mode (VCC f(XIN) = stopped f(XCIN) = 32.768 kHz (in Output transistors "off"	,		8.0	20.0	μA
		Middle-speed mode f(XIN) = 10 MHz f(XCIN) = stopped Output transistors "off"			4.0	7.0	mA
		Middle-speed mode f(XIN) = 10 MHz (in WIT f(XCIN) = stopped Output transistors "off"	Γstate)		1.5		mA
		Increment when A-D co executed f(XIN) = 10 MHz	onversion is		800		μΑ
		All oscillation stopped	Ta = 25 °C		0.1	1.0	μA
		(in STP state) Output transistors "off"	Ta = 85 °C			10	μA

### 3.1.4 A-D converter characteristics

#### Table 3.1.7 A-D converter characteristics (1)

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, VREF = 2.0 V to Vcc, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted) 10-bit A-D mode (when conversion mode selection bit (bit 7 of address 003816) is "0")

Cumbol	Parameter		Test conditions		Unit		
Symbol			Test conditions	Min.	Тур.	Max.	Unit
-	Resolution					10	bit
-	Absolute accuracy (ex	cluding quantization error)	VCC = VREF = 5.0 V			±4	LSB
tCONV	Conversion time					61	2tc(XIN)
RLADDER	Ladder resistor			12	35	100	kΩ
IVREF	Reference power	at A-D converter operated	Vref = 5.0 V	50	150	200	μΑ
source input current	source input current	at A-D converter stopped	VREF = 5.0 V			5	μΑ
li(AD)	A-D port input current					5.0	μA

#### Table 3.1.8 A-D converter characteristics (2)

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, VREF = 2.0 V to Vcc, Vss = AVss = 0 V,  $T_a = -20$  to 85 °C, unless otherwise noted) 8-bit A-D mode (when conversion mode selection bit (bit 7 of address 003816) is "1")

Cumbal	Parameter		Test conditions		- Unit			
Symbol	Pa	Faranieler		Min.	Тур.	Max.	Unit	
-	Resolution					8	bit	
-	Absolute accuracy (ex	cluding quantization error)	VCC = VREF = 5.0 V			±2	LSB	
tCONV	Conversion time					50	2tc(XIN)	
RLADDER	Ladder resistor	_		12	35	100	kΩ	
IVREF	Reference power	at A-D converter operated	Vref = 5.0 V	50	150	200	μA	
IVREF	source input current	at A-D converter stopped	VREF = 5.0 V			5	μA	
li(AD)	A-D port input current					5.0	μA	

### 3.1.5 D-A converter characteristics

#### Table 3.1.9 D-A converter characteristics

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, VREF = 2.7 V to Vcc, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit			
Symbol	Parameter		Test conditions	Min.	Тур.	Max.	Unit
-	Resolution					8	Bits
<ul> <li>Absolute accuracy</li> </ul>	Vcc = 4.0 to 5.5 V				1.0	%	
_	Absolute accuracy	Vcc = 2.7 to 4.0 V				2.5	%
tsu	Setting time					3	μs
RO	Output resistor			1	2.5	4	kΩ
IVREF	Reference power sou	rce input current (Note 1)				3.2	mA

Note 1: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016".

#### 3.1.6 Comparator characteristics

#### Table 3.1.10 Comparator characteristics

(Vcc = 2.7 to 5.5 V, Vcc = 4.0 to 5.5 V for flash memory version, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Unit	
Symbol	Falameter	Test conditions	Min.	Тур.	Max.	Unit
-	Absolute accuracy	1LSB = Vcc/16			1/2	LSB
		at 10 MHz operating			2.8	μs
TCONV	Conversion time	at 8 MHz operating			3.5	μs
		at 4 MHz operating			7	μs
VIA	Analog input voltage		0		Vcc	V
lia	Analog input current				5.0	μA
RLADDER	Ladder resistor		20	40	50	kΩ
CMPREF	Internal reference voltage			29Vcc /32		V
	External reference input voltage		Vcc/32		Vcc	V

## 3.1.7 Timing requirements

#### Table 3.1.11 Timing requirements (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = –20 to 85 °C, unless otherwise noted)

Cumbal	Parameter		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	16			XIN cycles
tC(XIN)	Main clock input cycle time	100			ns
twh(Xin)	Main clock input "H" pulse width	40			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tC(XCIN)	Sub-clock input cycle time	20			μs
twh(Xcin)	Sub-clock input "H" pulse width	5			μs
twL(XCIN)	Sub-clock input "L" pulse width	5			μs
tc(CNTR)	CNTR0, CNTR1 input cycle time	200			ns
twh(CNTR)	CNTR0, CNTR1 input "H" pulse width	80			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	80			ns
twн(INT)	INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "H" pulse width	80			ns
twL(INT)	INTo, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "L" pulse width	80			ns
tC(SCLK1)	Serial I/O1 clock input cycle time (Note)	800			ns
tWH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
tWL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-SCLK1)	Serial I/O1 input setup time	220			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	100			ns
tC(SCLK2)	Serial I/O2 clock input cycle time	1000			ns
twh(SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
tWL(SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input setup time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

Note : When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

### Table 3.1.12 Timing requirements (2)

(Vcc = 2.7 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limit	Limits			
Symbol	Farameter	Min.	Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse width	16			XIN cycles	
tC(XIN)	Main clock input cycle time	1000/(4.5Vcc-8)			ns	
twh(Xin)	Main clock input "H" pulse width	400/(4.5Vcc-8)			ns	
tw∟(Xin)	Main clock input "L" pulse width	400/(4.5Vcc-8)			ns	
tC(XCIN)	Sub-clock input cycle time	20			μs	
twh(XCIN)	Sub-clock input "H" pulse width	5			μs	
twL(XCIN)	Sub-clock input "L" pulse width	5			μs	
tc(CNTR)	CNTR0, CNTR1 input cycle time	500			ns	
tWH(CNTR)	CNTR0, CNTR1 input "H" pulse width	230			ns	
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	230			ns	
twн(INT)	INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "H" pulse width	230			ns	
twL(INT)	INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "L" pulse width	230			ns	
tC(SCLK1)	Serial I/O1 clock input cycle time (Note)	2000			ns	
tWH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns	
tWL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns	
tsu(RxD-SCLK1)	Serial I/O1 input setup time	400			ns	
th(SCLK1-RxD)	Serial I/O1 input hold time	200			ns	
tC(SCLK2)	Serial I/O2 clock input cycle time	2000			ns	
tWH(SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns	
tWL(SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns	
tsu(SIN2-SCLK2)	Serial I/O2 input setup time	400			ns	
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns	

Note: When bit 6 of address 001A16 is "1" (clock synchronous). Divide this value by four when bit 6 of address 001A16 is "0" (UART).

### 3.1.8 Timing requirements for system bus interface

#### Table 3.1.13 Timing requirements for system bus interface (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = –20 to 85 °C, unless otherwise noted)

Cumhal	Parameter		Limits		1.1.4.14
Symbol	Falanetei	Min.	Тур.	Max.	Unit
tsu (S-R)	So, S1 setup time	0			ns
tsu (S-W)	$\overline{S_0}, \overline{S_1}$ setup time	0			ns
th (R-S)	$\overline{S0}, \overline{S1}$ hold time	0			ns
th (W-S)	$\overline{S0}, \overline{S1}$ hold time	0			ns
tsu (A-R)	A0 setup time	10			ns
tsu (A-W)	A0 setup time	10			ns
th (R-A)	A0 hold time	0			ns
th (W-A)	A0 hold time	0			ns
tw (R)	Read pulse width	120			ns
tw (W)	Write pulse width	120			ns
tsu (D-W)	Before write data input setup time	50			ns
th (W-D)	After write data input hold time	0			ns

# Table 3.1.14 Timing requirements for system bus interface (2) (Vcc = 2.7 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Currente e l	Parameter		Limits			
Symbol	Falanetei	Min.	Тур.	Max.	Unit	
tsu (S-R)	S0, S1 setup time	0			ns	
tsu (S-W)	So, S1 setup time	0			ns	
th (R-S)	So, S1 hold time	0			ns	
th (W-S)	So, S1 hold time	0			ns	
tsu (A-R)	A0 setup time	30			ns	
tsu (A-W)	A0 setup time	30			ns	
th (R-A)	A0 hold time	0			ns	
th (W-A)	A0 hold time	0			ns	
tw (R)	Read pulse width	250			ns	
tw (W)	Write pulse width	250			ns	
tsu (D-W)	Before write data input setup time	130			ns	
th (W-D)	After write data input hold time	0			ns	

### 3.1.9 Switching characteristics

#### Table 3.1.15 Switching characteristics (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Quarter	Parameter	Test	est Limits			L La H
Symbol	Falanielei	conditions	Min.	Тур.	Max.	Unit
tWH (SCLK1)	Serial I/O1 clock output "H" pulse width		tC(SCLK1)/2-30			ns
tWL (SCLK1)	Serial I/O1 clock output "L" pulse width		tC(SCLK1)/2-30			ns
td (SCLK1-TXD)	Serial I/O1 output delay time (Note 1)				140	ns
t∨ (SCLK1-TXD)	Serial I/O1 output valid time (Note 1)	Fig. 3.1.1	-30			ns
tr (SCLK1)	Serial I/O1 clock output rising time				30	ns
tf (SCLK1)	Serial I/O1 clock output falling time				30	ns
tWH (SCLK2)	Serial I/O2 clock output "H" pulse width		tC(SCLK2)/2-160			ns
tWL (SCLK2)	Serial I/O2 clock output "L" pulse width		tC(SCLK2)/2-160			ns
td (SCLK2-SOUT2)	Serial I/O2 output delay time	Fig. 3.1.2			200	ns
tv (Sclk2-Sout2)	Serial I/O2 output valid time		0			ns
tf (SCLK2)	Serial I/O2 clock output falling time				30	ns
tr (CMOS)	CMOS output rising time (Note 2)	<b>Fig. 0.4.4</b>		10	30	ns
tf (CMOS)	CMOS output falling time (Note 2)	Fig. 3.1.1		10	30	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

## **2:** The XOUT pin is excluded.

#### Table 3.1.16 Switching characteristics (2)

#### (Vcc = 2.7 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test	Limits		Unit	
Symbol	Parameter	conditions	Min.	Тур.	Max.	Unit
tWH (SCLK1)	Serial I/O1 clock output "H" pulse width		tC(SCLK1)/2-50			ns
tWL (SCLK1)	Serial I/O1 clock output "L" pulse width		tC(SCLK1)/2-50			ns
td (SCLK1-TXD)	Serial I/O1 output delay time (Note 1)				350	ns
tv (Sclk1-TxD)	Serial I/O1 output valid time (Note 1)	Fig. 3.1.1	-30			ns
tr (SCLK1)	Serial I/O1 clock output rising time				50	ns
tf (SCLK1)	Serial I/O1 clock output falling time				50	ns
tWH (SCLK2)	Serial I/O2 clock output "H" pulse width		tC(SCLK2)/2-240			ns
tWL (SCLK2)	Serial I/O2 clock output "L" pulse width		tC(SCLK2)/2-240			ns
td (SCLK2-SOUT2)	Serial I/O2 output delay time	Fig. 3.1.2			400	ns
tv (SCLK2-SOUT2)	Serial I/O2 output valid time		0			ns
tf (SCLK2)	Serial I/O2 clock output falling time				50	ns
tr (CMOS)	CMOS output rising time (Note 2)	Fig. 2.1.1		20	50	ns
tf (CMOS)	CMOS output falling time (Note 2)	Fig. 3.1.1		20	50	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

The XOUT pin is excluded.

#### 3.1.10 Switching characteristics for system bus interface

#### Table 3.1.17 Switching characteristics for system bus interface (1)

#### (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumb al	Deremeter		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
ta(R-D)	After read data output enable time			80	ns	
tv(R-D)	After read data output disable time	0		30	ns	
tPLH(R-OBF)	After read OBF00, OBF01, OBF10 output propagation time			150	ns	

### Table 3.1.18 Switching characteristics for system bus interface (2)

### (Vcc =2.7 to 4.0 V, Vss = 0 V, Ta = –20 to 85 °C, unless otherwise noted)

Symbol	Deservation		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
ta(R-D)	After read data output enable time			130	ns
tv(R-D)	After read data output disable time	0		85	ns
tPLH(R-OBF)	After read OBF00, OBF01, OBF10 output propagation time			300	ns

### 3.1.11 Timing requirements in memory expansion mode and microprocessor mode

Cumhal	Devenuetor		11-24		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tsu ( <del>ONW</del> -φ)	ONW input setup time	-20			ns
th (φ- <mark>ONW</mark> )	ONW input hold time	-20			ns
tsu (DB-φ)	Data bus setup time	50			ns
th (φ-DB)	Data bus hold time	0			ns
tsu (ONW-RD), tsu (ONW-WR)	ONW input setup time	-20			ns
th $(\overline{RD}-\overline{ONW})$ , th $(\overline{WR}-\overline{ONW})$	ONW input hold time	-20			ns
tsu (DB-RD)	Data bus setup time	50			ns
th (RD-DB)	Data bus hold time	0			ns

Table 3.1.19 Timing requirements in memory expansion mode and microprocessor mode (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, in high-speed mode, unless otherwise noted)

#### 3.1.12 Switching characteristics in memory expansion mode and microprocessor mode

0		Test	Limits			
Symbol	Parameter	conditions	Min.	Тур.	Max.	- Unit
tC(φ)				2tc(XIN)		ns
twH(φ)		1	tc(XIN)-10			ns
twL(φ)	<pre></pre>	1	tc(XIN)-10			ns
td(φ-AH)	AD15-AD8 delay time	1		16	35	ns
td(φ-AL)	AD7–AD0 delay time	1		20	40	ns
t∨(φ-AH)	AD15–AD8 valid time	1	2	5		ns
t∨(φ-AL)	AD7-AD0 valid time	1 1	2	5		ns
td(φ-SYNC)	SYNC delay time	1		16		ns
t∨(φ-SYNC)	SYNC valid time	Fig. 3.1.1		5		ns
td(φ-DB)	Data bus delay time	1		15	30	ns
t∨(φ-DB)	Data bus valid time	1	10			ns
	RD pulse width, WR pulse width	1	tc(XIN)-10			ns
twL(RD), twL(WR)	RD pulse width, WR pulse width (When one-wait is valid)		3tc(XIN)-10			ns
td(AH-RD), td(AH-WR)	AD15-AD8 delay time	1	tc(XIN)-35	tc(XIN)–16		ns
td(AL-RD), td(AL-WR)	AD7–AD0 delay time	1	tc(XIN)-40	tc(XIN)-20		ns
t∨(RD-AH), t∨(WR-AH)	AD15-AD8 valid time	1	2	5		ns
t∨(RD-AL), t∨(WR-AL)	AD7-AD0 valid time	1	2	5		ns
td(WR-DB)	Data bus delay time	1		15	30	ns
t∨( <del>WR</del> -DB)	Data bus valid time	1	10			ns
td(RESET-RESETOUT)	RESETOUT output delay time	1			200	ns
t∨(¢-RESETOUT)	RESETOUT output valid time (Note)	1	0		100	ns

Table 3.1.20 Switching characteristics in memory expansion mode and microprocessor mode (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, in high-speed mode, unless otherwise noted)

Note: The RESETOUT output goes "H" in synchronized with the rise of the  $\phi$  clock that is anywhere between a few cycles and 10-several cycles after RESET input goes "H".





Fig. 3.1.1 Circuit for measuring output switching characteristics (1)

Fig. 3.1.2 Circuit for measuring output switching characteristics (2)

## 3.1 Electrical characteristics





## 3.1 Electrical characteristics



Fig. 3.1.4 Timing diagram (2) (in memory expansion mode and microprocessor mode)

## 3.1 Electrical characteristics



Fig. 3.1.5 Timing diagram (3) (in memory expansion mode and microprocessor mode)

## 3.1 Electrical characteristics



Fig. 3.1.6 Timing diagram (4) (system bus interface)

### 3.1.13 Multi-master I<sup>2</sup>C-BUS bus line characteristics

		Standard	clock mode	High-speed	clock mode	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		μs
thd;sta	Hold time for START condition	4.0		0.6		μs
tLOW	Hold time for SCL clock = "0"	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
thd;dat	Data hold time	0		0	0.9	μs
thigh	Hold time for SCL clock = "1"	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tSU;DAT	Data setup time	250		100		ns
tsu;sta	Setup time for repeated START condition	4.7		0.6		μs
tsu;sto	Setup time for STOP condition	4.0		0.6		μs

#### Table 3.1.21 Multi-master I<sup>2</sup>C-BUS bus line characteristics

Note:  $C_b = total capacitance of 1 bus line$ 



Fig. 3.1.7 Timing diagram of multi-master I<sup>2</sup>C-BUS

## 3.2 Standard characteristics

# 3.2 Standard characteristics

## 3.2.1 Power source current characteristic examples

Figure 3.2.1, Figure 3.2.2, Figure 3.2.3, Figure 3.2.4, Figure 3.2.5, Figure 3.2.6 and Figure 3.2.7 show power source current characteristic examples.



Fig. 3.2.1 Power source current characteristic examples (in high-speed mode, A-D conversion and comparator operating)





Fig. 3.2.3 Power source current characteristic examples (in high-speed mode, WAIT execution)











Fig. 3.2.7 Power source current characteristic examples (at reset)

## 3.2 Standard characteristics

### 3.2.2 Port standard characteristic examples

Figures 3.2.8, Figures 3.2.9, Figures 3.2.10, Figures 3.2.11, Figure 3.2.12, and Figure 3.2.13 show port standard characteristic examples.



Fig. 3.2.8 Standard characteristic examples of CMOS output port at P-channel drive (Ta=25 °C)



Fig. 3.2.9 Standard characteristic examples of CMOS output port at P-channel drive (Ta=90 °C)



Fig. 3.2.10 Standard characteristic examples of CMOS output port at N-channel drive (Ta=25 °C)



Fig. 3.2.11 Standard characteristic examples of CMOS output port at N-channel drive (Ta=90 °C)



Fig. 3.2.12 Standard characteristic examples of CMOS large current output port at N-channel drive (Ta=25 °C)



Fig. 3.2.13 Standard characteristic examples of CMOS large current output port at N-channel drive (Ta=90 °C)

## 3.2 Standard characteristics

### 3.2.3 Input port standard characteristic examples

Figures 3.2.14 and Figure 3.2.15 show port standard characteristic examples.



Fig. 3.2.14 Standard characteristic examples of CMOS input port at pull-up (Ta=25 °C)



Fig. 3.2.15 Standard characteristic examples of CMOS input port at pull-up (Ta=90 °C)

## 3.2 Standard characteristics

## 3.2.4 A-D conversion standard characteristics

Figure 3.2.16 shows the A-D conversion standard characteristics.



Fig. 3.2.16 A-D conversion standard characteristics

3.2 Standard characteristics

### 3.2.5 D-A conversion standard characteristics

Figure 3.2.17 shows the D-A conversion standard characteristics.



Fig. 3.2.17 D-A conversion standard characteristics

## 3.3 Notes on use

## 3.3 Notes on use

### 3.3.1 Notes on input and output pins

### (1) Notes in stand-by state

In stand-by state<sup>\*1</sup> for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the N-channel open-drain.

Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.

When determining a resistance value, note the following points:

• External circuit

- Variation of output levels during the ordinary operation
- When using built-in pull-up or pull-down resistor, note on varied current values:

• When setting as an input port : Fix its input level

• When setting as an output port : Prevent current from flowing out to external

### Reason

In I/O ports of the N-channel open-drain, in spite of setting as an output port with its direction register, when the content of the port latch is "1", the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of an input port and an I/O port are "undefined". This may cause power source current.

\*1 stand-by state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

### (2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction<sup>\*2</sup>, the value of the unspecified bit may be changed.

### Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

• As for a bit which is set for an input port :

The pin state is read in the CPU, and is written to this bit after bit managing.

• As for a bit which is set for an output port :

The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.

Note the following :

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.

\*2 bit managing instructions : SEB, and CLB instructions

#### 3.3.2 Termination of unused pins

- (1) Terminate unused pins
  - ① Output ports : Open
  - ② Input ports :

Connect each pin to Vcc or Vss through each resistor of 1 k $\Omega$  to 10 k $\Omega$ . With regard to ports which can select the built-in pull-up resistor, the built-in pull-up resistor can be used.

As for pins whose potential affects to operation modes such as the CNVss pin or others, select the Vcc pin or the Vss pin according to their operation mode.

- ③ I/O ports :
  - Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of 1 k $\Omega$  to 10 k $\Omega$ . With regard to ports which can select the built-in pull-up resistor, the built-in pull-up resistor can be used.

Set the I/O ports for the output mode and open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

#### ④ The AVss pin when not using the A-D/D-A converter :

- When not using the A-D/D-A converter, handle a power source pin for the A-D/D-A converter, AVss pin as follows:
- AVss: Connect to the Vss pin

#### (2) Termination remarks

#### ① Input ports and I/O ports :

Do not open in the input mode.

#### Reason

• The power source current may increase depending on the first-stage circuit.

• An effect due to noise may be easily produced as compared with proper termination 2 and 3 shown on the above.

#### 2 I/O ports :

When setting for the input mode, do not connect to Vcc or Vss directly.

#### Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
# 3.3 Notes on use

#### ③ I/O ports :

When setting for the input mode, do not connect multiple ports in a lump to VCC or VSS through a resistor.

#### Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

• At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from microcomputer pins.

#### 3.3.3 Notes on interrupts

#### (1) Switching external interrupt detection edge

When switching the external interrupt detection edge, switch it in the following sequence.



Fig. 3.3.1 Sequence of switching the detection edge

#### Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.

### (2) Check of interrupt request bit

• When executing the **BBC** or **BBS** instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the **BBC** or **BBS** instruction.





## Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.

### (3) Change of relevant register setting

When the setting of the following register or bit is changed, the interrupt request bit may be set to "1".

•Interrupt edge selection register (address 3A<sub>16</sub>)

•Interrupt source selection register (address 39<sub>16</sub>)

•INT2, INT3, INT4 interrupt switch bit of port control register 2 (bit 4 of address 2F<sub>16</sub>) Set the above listed registers or bits as the following sequence.



## Fig. 3.3.3 Sequence of changing relevant register

### 3.3.4 Notes on timer

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- When switching the count source by the timer Y count source selection bit, the value of timer count is altered in unconsiderable amount owing to generating of a thin pulses in the count input signals. Therefore, select the timer count source before set the value to the timer.

## 3.3 Notes on use

### 3.3.5 Notes on serial I/O

(1) Notes when selecting clock synchronous serial I/O (Serial I/O1)

### ① Stop of transmission operation

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (Serial I/O1 and transmit disabled).

### Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

### **②** Stop of receive operation

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (Serial I/O1 disabled).

## **③** Stop of transmit/receive operation

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled). (when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (Serial I/O1 disabled) (refer to (1) ①).

3.3 Notes on use

#### (2) Notes when selecting clock asynchronous serial I/O (Serial I/O1)

#### ① Stop of transmission operation

Clear the transmit enable bit to "0" (transmit disabled).

#### Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

#### ② Stop of receive operation Clear the receive enable bit to "0" (receive disabled).

#### **③** Stop of transmit/receive operation

#### Only transmission operation is stopped.

Clear the transmit enable bit to "0" (transmit disabled).

#### Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

#### Only receive operation is stopped.

Clear the receive enable bit to "0" (receive disabled).

#### (3) **SRDY1** output of reception side (Serial I/O1)

When signals are output from the SRDY1 pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY1 output enable bit, and the transmit enable bit to "1" (transmit enabled).

#### (4) Setting serial I/O1 control register again (Serial I/O1)

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."



Fig. 3.3.4 Sequence of setting serial I/O1 control register again

# 3.3 Notes on use

(5) Data transmission control with referring to transmit shift register completion flag (Serial I/O1) The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks after writing the data to the transmit buffer register. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

## (6) Transmission control when external clock is selected (Serial I/O1)

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK input level. Also, write the transmit data to the transmit buffer register (serial I/O shift register) at "H" of the SCLK input level.

## (7) Transmit interrupt request when transmit enable bit is set (Serial I/O1)

When the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as shown in the following sequence.

- ① Set the interrupt enable bit to "0" (disabled) with CLB instruction.
- ② Prepare serial I/O for transmission/reception.
- ③ Set the interrupt request bit to "0" with CLB instruction after 1 or more instruction has been executed.
- ④ Set the interrupt enable bit to "1" (enabled).

### Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to "1". The interrupt request is generated and the transmission interrupt bit is set regardless of which of the two timings listed below is selected as the timing for the transmission interrupt to be generated.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

## (8) Transmit data writing (Serial I/O2)

In the clock synchronous serial I/O, when selecting an external clock as synchronous clock, write the transmit data to the serial I/O2 register (serial I/O shift register) at "H" of the transfer clock input level.

### 3.3.6 Notes on multi-master I<sup>2</sup>C-BUS interface

#### (1) Read-modify-write instruction

Precautions for read-modify-write instructions, such as **SEB** and **CLB**, when used for any of the registers of the multi-master I<sup>2</sup>C-BUS interface, are described below.

#### 1) I<sup>2</sup>C data shift register (S0: address 0012<sub>16</sub>)

When executing the read-modify-write instruction for this register during transfer, data may become an unexpected value.

② I<sup>2</sup>C address register (S0D: address 0013<sub>16</sub>) When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become an unexpected value.

#### Reason

Because hardware changes the read/write bit (RWB) at detecting the STOP condition.

- ③ I<sup>2</sup>C status register (S1: address 0014<sub>16</sub>) Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.
- ④ I<sup>2</sup>C control register (S1D: address 0015<sub>16</sub>)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become an unexpected value.

### Reason

Because hardware changes the bit counter (BC0 to BC2).

- I<sup>2</sup>C clock control register (S2: address 0016<sub>16</sub>)
   The read-modify-write instruction can be executed for this register.
- 6 I<sup>2</sup>C START/STOP condition control register (S2D: address 0017<sub>16</sub>)

The read-modify-write instruction can be executed for this register.

#### (2) Procedure for generating START condition using multi-master

① Procedure example (The necessary conditions for the procedure are described in Items ② to ⑤ below).

	LDA #SLADR	(Take out slave address value)
	SEI	(Disable interrupt)
	BBS 5, S1, BUSBUSY	(BB flag confirmation and branch process)
BUSFRI	EE:	
	STA SO	(Write slave address value)
	LDM #\$F0, S1	(Trigger START condition generation)
	CLI	(Enable interrupt)
BUSBU	: SY:	
	CLI	(Enable interrupt)

- 2 Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirmation and branch process.
- ③ Use "STA", "STX" or "STY" of the zero page addressing instruction for writing the slave address value to the I<sup>2</sup>C data shift register (S0: address 0012<sub>16</sub>).
- ④ Execute the branch instruction of above ② and the store instruction of above ③ continuously shown the above procedure example.
- ⑤ Disable interrupts during the following three process steps:
  - BB flag confirmation
  - Write slave address value
  - Trigger START condition generation

When the BB flag is in bus busy state, enable interrupts immediately.

# 3.3 Notes on use

## (3) Procedure for generating RESTART condition

This procedure cannot be applied to M38867M8A and M38867E8A when the external memory is used and the bus cycle is extended by  $\overline{\text{ONW}}$  function.

① Procedure example (The necessary conditions for the procedure are described in Items ② to ④ below). Execute the following procedure when the PIN bit is "0".

LDM #\$00, S1	(Select slave receive mode)
LDA #SLADR	(Take out slave address value)
SEI	(Disable interrupt)
STA SO	(Write slave address value)
LDM #\$F0, S1	(Trigger RESTART condition generation)
CLI	(Enable interrupt)

- ② Select the slave receive mode when the PIN bit is "0". Do not write "1" to the PIN bit. Neither "0" nor "1" is specified as input to the BB bit. The TRX bit becomes "0" and the SDA pin is released.
- 3 The SCL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register.
- ④ Disable interrupts during the following two process steps:
  - Write slave address value
  - Trigger RESTART condition generation

## (4) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. Because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1". Because it may become the same as above.

### (5) Process of after STOP condition generating

Do not write data in the I<sup>2</sup>C data shift register (S0) and the I<sup>2</sup>C status register (S1) until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. Because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.

### (6) STOP condition input at 7th clock pulse

The SDA line may be held at LOW even if flag BB is set to "0" when all the following conditions are satisfied:

•The STOP condition is input at the 7th clock pulse while receiving a slave address or data.

•The clock pulse is continuously input.

•In the slave mode

### Countermeasure:

Write dummy data to the I<sup>2</sup>C shift register or reset the ES0 bit in the S1D register (ES0 = "L"  $\rightarrow$  ES0 = "H") during a stop condition interrupt routine with flag PIN = "1".

**Note:** Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to "0", the SDA pin becomes a general-purpose port ; so that the port must be set to input mode or output "H".

## (7) ES0 bit switch

In standard clock mode when SSC = " $00010_2$ " or in high-speed clock mode, flag BB may switch to "1" if ES0 bit is set to "1" when SDA is "L".

### Countermeasure:

Set ES0 to "1" when SDA is "H".

3.3 Notes on use

#### 3.3.7 Notes on PWM

- ●For PWM₀ output, "L" level is output first.
- After data is set to the PWM0L and the PWM0H registers, PWM waveform corresponding to the new data is output from next repetitive period.



Fig. 3.3.5 PWM<sub>0</sub> output

#### 3.3.8 Notes on A-D converter

#### (1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01  $\mu$ F to 1  $\mu$ F. Further, be sure to verify the operation of application products on the user side.

#### Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

#### (2) A-D converter power source pin

The AVss pin is an A-D converter power source pin. Regardless of using the A-D conversion function or not, connect them as following :

• AVss : Connect to the Vss line

### Reason

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.

### (3) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- f(XIN) is 500 kHz or more
- $\bullet$  Do not execute the  $\ensuremath{\textbf{STP}}$  instruction

### 3.3.9 Notes on D-A converter

### (1) Vcc when using D-A converter

The D-A converter accuracy when Vcc is 4.0 V or less differs from that of when Vcc is 4.0 V or more. When using the D-A converter, we recommend using a Vcc of 4.0 V or more.

### (2) D-Ai conversion register when not using D-A converter

When a D-A converter is not used, set all values of the D-Ai conversion registers (i = 1, 2) to " $00_{16}$ ". The initial value after reset is " $00_{16}$ ".

## 3.3 Notes on use

#### 3.3.10 Notes on watchdog timer

- Make sure that the watchdog timer does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term.
- When the **STP** instruction disable bit has been set to "1", it is impossible to switch it to "0" by a program.

### 3.3.11 Notes on RESET pin

#### (1) Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

#### Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

#### 3.3.12 Notes on CPU reprogramming mode

- (1) Transfer the CPU reprogramming mode control program to the internal RAM before selecting the CPU reprogramming mode, and then, execute it on the internal RAM. Additionally, when the subroutine or stack operation instruction is used in the control program, make sure the control program is not destroyed by the stack operation.
- (2) Make sure each instruction description (specified address etc.) is correct, because the CPU reprogramming mode control program is transferred to the internal RAM and executed on the internal RAM.
- (3) In order to avoid generation of a watchdog timer reset, write to the watchdog timer control register periodically during the CPU reprogramming mode control program (refer to "2.7 Watchdog timer").

#### (4) Notes on flash memory version

The CNV<sub>ss</sub> pin is connected to the internal memory circuit block by a low-ohmic resistance, since it works as a program power source pin (V<sub>PP</sub> pin), as well.

To improve the noise margin, connect the CNVss pin to Vss through 1 to 10 k $\Omega$  resistor.

When the CNVss pin of the mask ROM version is connected to Vss through this resistor, the function of mask ROM version works well in the same manner as flash memory version.

### 3.3.13 Notes on using stop mode

#### ■Clock restoration

After restoration to the normal mode from the stop mode by an interrupt request, the contents of the CPU mode register previous to the STP instruction execution are retained. Accordingly, if both main clock and sub clock were oscillating before execution of the STP instruction, the oscillation of both clocks is resumed at restoration.

In the above case, when the main clock side is set as a system clock, the oscillation stabilizing time for approximately 8,000 cycles of the  $X_{IN}$  input is reserved at restoration from the stop mode. At this time, note that the oscillation on the sub clock side may not be stabilized even after the lapse of the oscillation stabilizing time of the main clock side.

### 3.3.14 Notes on wait mode

#### ■Clock restoration

If the wait mode is released by a reset when X<sub>CIN</sub> is set as the system clock and X<sub>IN</sub> oscillation is stopped during execution of the WIT instruction, XCIN oscillation stops, XIN oscillation starts, and XIN is set as the system clock.

In the above case, the RESET pin should be held at "L" until the oscillation is stabilized.

#### 3.3.15 Notes on low-speed operation mode

#### (1) Using sub-clock

To use a sub-clock, fix bit 3 of the CPU mode register to "1" and control the Rd (refer to Figure 3.3.6) resistance value to a certain level to stabilize an oscillation. For resistance value of Rd, consult the oscillator manufacturer.



# Fig. 3.3.6 Ceramic resonator circuit

#### Reason

When the bit 3 of the CPU mode register is set to "0", the sub-clock oscillation may stop.

### 3.3.16 Notes on restarting oscillation

#### (1) Restarting oscillation

Usually, when the MCU stops the clock oscillation by STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer  $1 = 01_{16}$ , Prescaler  $12 = FF_{16}$ ) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing "1" to bit 6 of the port control register 2 (address 002F<sub>16</sub>).

However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

### Reason

Oscillation will restart when an external interrupt is received. However, internal clock phi is supplied to the CPU only when Timer 1 underflows. This ensures time for the clock oscillation using the ceramic resonators to be stabilized.

## 3.3 Notes on use

### 3.3.17 Notes on programming

### (1) Processor status register

### ① Initializing of processor status register

Flags which affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

### Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1".



### Fig. 3.3.7 Initialization of processor status register

## $\ensuremath{\textcircled{}^{2}}$ How to reference the processor status register

To reference the contents of the processor status register (PS), execute the **PHP** instruction once then read the contents of (S+1). If necessary, execute the **PLP** instruction to return the PS to its original status.

A NOP instruction should be executed after every PLP instruction.





(S)		
(S) (S)+1	Stored PS	

Fig. 3.3.9 Stack memory contents after PHP instruction execution

#### (2) BRK instruction

#### ① Detection of interrupt source

It can be detected that the **BRK** instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer to the stored B flag state in the interrupt routine.



### Fig. 3.3.10 Interrupt routine

#### **②** Interrupt priority level

When the **BRK** instruction is executed with the following conditions satisfied, the interrupt execution is started from the address of interrupt vector which has the highest priority.

- Interrupt request bit and interrupt enable bit are set to "1".
- Interrupt disable flag (I) is set to "1" to disable interrupt.

#### (3) Decimal calculations

#### ① Execution of decimal calculations

The **ADC** and **SBC** are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the **SED** instruction. After executing the **ADC** or **SBC** instruction, execute another instruction before executing the **SEC**, **CLC**, or **CLD** instruction.

#### **②** Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a **ADC** or **SBC** instruction is executed.

The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.





# 3.3 Notes on use

### (4) JMP instruction

When using the **JMP** instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

#### 3.3.18 Programming and test of built-in PROM version

As for in the One Time PROM version (shipped in blank) and the built-in EPROM version, their built-in PROM can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

The built-in EPROM version is available only for program development and on-chip program evaluation. The programming test and screening for PROM of the One Time PROM version (shipped in blank) are not performed in the assembly process and the following processes. To ensure reliability after programming, performing programming and test according to the Figure 3.3.12 before actual use are recommended.



Fig. 3.3.12 Programming and testing of One Time PROM version

### 3.3.19 Notes on built-in PROM version

#### (1) Programming adapter

Use a special programming adapter shown in Table 3.3.1 and a general-purpose PROM programmer when reading from or programming to the built-in PROM in the built-in PROM version.

#### Table 3.3.1 Programming adapters

Microcomputer	Programming adapter
M38867E8AFS	PCA4738L-80A
M38867E8AHP (One Time PROM version shipped in blank)	PCA4738H-80A

#### (2) Programming/reading

In PROM mode, operation is the same as that of the M5M27C101AK, but programming conditions of PROM programmer are not set automatically because there are no internal device ID codes. Accurately set the following conditions for data programming/reading. Take care not to apply 21 V to VPP pin (is also used as the CNVss pin), or the product may be permanently damaged.

- Programming voltage: 12.5 V
- Setting of PROM programmer switch: refer to Table 3.3.2.

#### Table 3.3.2 PROM programmer address setting

Product name format	PROM programmer start address	PROM programmer end address
M38867E8AFS		
M38867E8AHP	Address 0808016	Address 0FFFD16

Note: Addresses 808016 to FFFD16 in the built-in PROM corresponds to addresses 0808016 to 0FFFD16 in the PROM programmer.

#### (3) Erasing

Contents of the windowed EPROM are erased through an ultraviolet light source of the wavelength 2537 Ångstrom. At least 15 W • sec/cm<sup>2</sup> are required to erase EPROM contents.

## 3.4 Countermeasures against noise

# 3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

#### 3.4.1 Shortest wiring length

#### (1) Wiring for **RESET** pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

#### Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.



### Fig. 3.4.1 Wiring for the RESET pin

### (2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

### Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.



Fig. 3.4.2 Wiring for clock I/O pins

### (3) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

### Reason

The processor mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.



## Fig. 3.4.3 Wiring for CNVss pin

## (4) Wiring to VPP pin of One Time PROM version and EPROM version

Connect an approximately 5 k $\Omega$  resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible.

### Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.



Fig. 3.4.4 Wiring for the VPP pin of the One Time PROM version and the EPROM version

**Note:** Even when a circuit which included an approximately 5 k $\Omega$  resistor is used in the Mask ROM version, the microcomputer operates correctly.

# 3.4 Countermeasures against noise

### 3.4.2 Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately 0.1  $\mu$ F bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- $\bullet$  Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.



Fig. 3.4.5 Bypass capacitor across the Vss line and the Vcc line

## 3.4.3 Wiring to analog input pins

- Connect an approximately 100  $\Omega$  to 1 k $\Omega$  resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

### Reason

Signals which is input in an analog input pin (such as an A-D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.

If a capacitor between an analog input pin and the  $V_{SS}$  pin is grounded at a position far away from the  $V_{SS}$  pin, noise on the GND line may enter a microcomputer through the capacitor.



Fig. 3.4.6 Analog signal line and a resistor and a capacitor

#### 3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

#### (1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

#### Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.



Fig. 3.4.7 Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

### Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.



Fig. 3.4.8 Wiring of RESET pin

# 3.4 Countermeasures against noise

## (3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a VSS pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.



Fig. 3.4.9 Vss pattern on the underside of an oscillator

## 3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

#### <Hardware>

- Connect a resistor of 100  $\Omega$  or more to an I/O port in series.

### <Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers at fixed periods.
- **Note:** When a direction register is set for <u>input port</u> again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.



Fig. 3.4.10 Setup for I/O ports

## 3.4 Countermeasures against noise

#### 3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

#### <The main routine>

• Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge$  (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

#### <The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.



Fig. 3.4.11 Watchdog timer by software

# 3.5 List of registers

# 3.5 List of registers

<u> </u>		ort Pi (Pi) (i = 0, 1, 2, 3, 4, 5 address : 0016, 0216, 0416, 00	616, 0816, 0A16, 0C16, 0E16, 1016]			
	В	Name	Function	At reset	R	W
	0	Port Pio	● In output mode Write )	Undefined	0	0
	. 1	Port Pi1	Write Read } Port latch ● In input mode	Undefined	0	0
	2	Port Pi2	Write : Port latch Read : Value of pins	Undefined	0	0
	3	Port Pi <sub>3</sub>		Undefined	0	0
	4	Port Pi4		Undefined	0	0
	5	Port Pi₅		Undefined	0	0
 	6	Port Pi <sub>6</sub>		Undefined	0	0
	7	Port Piz		Undefined	0	0

## Fig. 3.5.1 Structure of Port Pi

Port Pi direction regot b6 b5 b4 b3 b2	-	<b>D</b> -					
		P0 [A0	rt Pi direction register (PiD) (i : ddress : 01 16, 0316, 0516, 0716,	= 0, 1, 2, 3, 4, 5, 6, 7, 8) 0916, 0B16, 0D16, 0F16, 1116]			
		В	Name	Function	At reset	R	W
		0	Port Pi direction register	0 : Port Pi₀input mode 1 : Port Pi₀output mode	0	×	0
		1		0 : Port Pi₁ input mode 1 : Port Pi₁ output mode	0	x	0
		2		0 : Port Pi2 input mode 1 : Port Pi2 output mode	0	×	0
		3		0 : Port Pi₃input mode 1 : Port Pi₃output mode	0	x	0
                   <u> </u>		4		0 : Port Pi₄input mode 1 : Port Pi₄output mode	0	x	0
		5		0 : Port Pi₅input mode 1 : Port Pi₅output mode	0	x	0
     		6		0 : Port Pi6 input mode 1 : Port Pi6 output mode	0	x	0
i L		7		0 : Port Pizinput mode 1 : Port Pizoutput mode	0	x	0

## Fig. 3.5.2 Structure of Port Pi direction register



Fig. 3.5.3 Structure of I<sup>2</sup>C data shift register







	<b> </b> 2(	C control register (S1D) [Addres	s :1516]			
	В	Name	Function	At reset	R	W
	0	Bit counter (Number of transmit/receive bits) (BC0, BC1, BC2)	b2 b1 b0 0 0 0 : 8 0 0 1 : 7	0	0	0
	1		0 1 0:6 0 1 1:5 1 0 0:4 1 0 1:3			
			1 1 0:2			
	3	I <sup>2</sup> C-BUS interface enable bit (ES0)	0 : Disabled 1 : Enabled	0	0	0
	4	Data format selection bit (ALS)	0 : Addressing format 1 : Free data format	0	0	0
	5	Addressing format selection bit (10 BIT SAD)	0 : 7-bit addressing format 1 : 10-bit addressing format	0	0	0
	6	System clock stop selection bit (CLKSTP)	<ul> <li>0 : System clock stop when executing WIT or STP instruction</li> <li>1 : Not system clock stop when executing WIT instruction (Do not use the STP instruction.)</li> </ul>	0	0	0
i	7	I <sup>2</sup> C-BUS interface pin input level selection bit (TISS)	0 : CMOS input 1 : SMBUS input	0	0	0
	Not		e instruction is executed for this reg completing the byte transfer, data m			

Fig. 3.5.6 Structure of I<sup>2</sup>C control register

# 3.5 List of registers

7	b6	b5	b4	b	3 k	2נ ד	b1	b0						
	Ļ	 	Ļ	L	╷╷	$\downarrow$	_		2 <b>(</b>	C clock control register (S2) [Ac	Idress : 1616]			
   				I					В	Name	Function	At reset	R	W
     					 			i !_	0	SCL frequency control bits (CCR0, CCR1, CCR2, CCR3, CCR4)	Refer to Table 3.5.1	0	0	0
     									1					
i I I				i		i !			2					
     				I	L				3					
									4					
     		 	·						5	SCL mode specification bit (FAST MODE)	0 : Standard clock mode 1 : High-speed clock mode	0	0	0
     	 								6	ACK bit (ACK BIT)	0 : ACK is returned 1 : ACK is not returned	0	0	0
 									7	ACK clock bit (ACK)	0 : No ACK clock 1 : ACK clock	0	0	0

### Fig. 3.5.7 Structure of I<sup>2</sup>C clock control register

#### Table 3.5.1 Set value of I<sup>2</sup>C clock control register and SCL frequency

	Setti	ng va	lue of		SCL frequer	
		<u>R4–C</u>	CRU		(at	HZ) (NOTE 3)
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clck mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	– (Note 1)	333
0	0	1	0	0	– (Note 1)	250
0	0	1	0	1	100	400 (Note 2)
0	0	1	1	0	83.3	166
:	:	:	÷	:	500/CCR value	1000/CCR value
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

Notes 1: Each value of ScL frequency exceeds the limit at  $\phi = 4$  MHz or more. When using these setting value, use  $\phi$  of 4 MHz or less.

2: The data formula of SCL frequency is described below:

 $\phi/(8 \times CCR \text{ value})$  Standard clock mode

 $\phi/(4$  X CCR value) High-speed clock mode (CCR value  $\neq~5)$ 

 $\phi/(2 \text{ X CCR value})$  High-speed clock mode (CCR value = 5)

Do not set 0 to 2 as CCR value regardless of  $\phi$  frequency.

Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the ScL frequency by setting the ScL frequency control bits CCR4 to CCR0.

3: Duty of SCL clock output is 50 %. The duty becomes 35 to 45 % only when the high-speed clock mode is selected and CCR value = 5 (400 kHz, at φ = 4 MHz). "H" duration of the clock fluctuates from −4 to +2 machine cycles in the standard clock mode, and fluctuates from −2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because "L" duration is extended instead of "H" duration reduction.

These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0.

	<b> </b> 2 <b>(</b>	C START/STOP condition contro	ol register (S2D) [Address : 17 <sub>16</sub> ]			
	В	Name	Function	At reset	R	W
	0	START/STOP condition set bit (SSC0, SSC1, SSC2, SSC3, SSC4) (Note)	ScL release time= φ(μs) X (SSC+1)	?	0	0
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 L 1 1 1 1	1		Set up time= φ(μs) X (SSC+1)/2			
	2		Hold time=			
	3		φ(μs) X (SSC+1)/2			
                 <del> </del>	4					
	5	ScL/SDA interrupt pin polarity selection bit(SIP)	0 : Falling edge active 1 : Rising edge active	0	0	0
   	6	ScL/SDA interrupt pin selection bit (SIS)	0 : SDA valid 1 : Sc∟ valid	0	0	0
! 	7	START/STOP condition generating selection bit (STSPSEL)	0 : Setup/Hold time short mode 1 : Setup/Hold time long mode	0	0	0





Fig. 3.5.9 Structure of Transmit/Receive buffer register

# 3.5 List of registers



## Fig. 3.5.10 Structure of Serial I/O1 status register





# 3.5 List of registers

	U	ART control register (UARTCON	N) [Address : 1B <sub>16</sub> ]			
	В	Name	Function	At reset	R	W
	0	Character length selection bit (CHAS)	0 : 8 bits 1 : 7 bits	0	0	0
	1	Parity enable bit (PARE)	0 : Parity checking disabled 1 : Parity checking enabled	0	0	0
	2	Parity selection bit (PARS)	0 : Even parity 1 : Odd parity	0	0	0
	3	Stop bit length selection bit (STPS)	0 : 1 stop bit 1 : 2 stop bits	0	0	0
	4	P45/TxD P-channel output disable bit (POFF)	In output mode 0 : CMOS output 1 : N-channel open-drain output	0	0	0
	5	Nothing is allocated for these be When these bits are read out,	bits. These are write disabled bits.	1	0	×
     	6			1	0	×
	7	1		1	0	X

## Fig. 3.5.12 Structure of UART control register





# 3.5 List of registers

	b6			Ĺ				Se	erial I/O2 control register (SIO2C	ON) [Address : 1D16]			
i	i	į	i	i	Ì	i	į	В	Name	Function	At reset	R	W
							 	0	Internal synchronous clock selection bits	b2 b1 b0 0 0 0: f(Xin)/8 0 0 1: f(Xin)/16	0	0	0
								1		0 1 0: f(XıN)/32 0 1 1: f(XıN)/64 1 1 0: f(XıN)/128	0	0	0
								2		1 1 1: f(Xin)/256	0	0	0
				Ĺ	 			3	Serial I/O2 port selection bit	0: I/O port (P7₁, P7₂) 1: Souт₂,ScLk₂ signal output	0	0	0
					 			4	SRDY2 output enable bit	0: I/O port (P7 <sub>3</sub> ) 1: SRDY2 signal output	0	0	0
		L			 			5	Transfer direction selection bit	0: LSB first 1: MSB first	0	0	0
	,   				 			6	Serial I/O2 synchronous clock selection bit	0: External clock 1: Internal clock	0	0	0
 					 			7	Comparator reference input selection bit	0: P00/P3REF input 1: Reference input fixed	0	0	0

# Fig. 3.5.14 Structure of Serial I/O2 control register

b7 b6 k	b5 b4	b3 k	b2 b1 b0	-					
	Watchdog timer control register (WDTCON) [Address : 1E16]								
		Ì		В	Name	Function	At reset	R	W
		Ì		0	Watchdog timer H (for read-o	ut of high-order 6 bits)	1	0	×
		Ì		1	•		1	0	x
			¦ 	2			1	0	×
		   		3			1	0	x
				4			1	0	x
	   			5			1	0	×
		·		6	STP instruction disable bit	0 : STP instruction enabled 1 : STP instruction disabled	0	0	0
i L				7	Watchdog timer H count source selection bit	0 : Watchdog timer L underflow 1 : f(XIN)/16 or f(XCIN)/16	0	0	0

Fig. 3.5.15 Structure of Watchdog timer control register

3.5 List of registers



Fig. 3.5.16 Structure of Serial I/O2 register

Prescaler 12, Press b7 b6 b5 b4 b3 b2		Pr Pr	escaler 12 (PRE12) [Address : 2 escaler X (PREX) [Address : 24 escaler Y (PREY) [Address : 26	16]			
	įį	В	Name	Function	At reset	R	W
		0	•Set a count value of each prese	caler.	1	0	С
		1	3	1	0	С	
		2		1	0	С	
		3			1	0	С
		4		1	0	С	
		5			1	0	С
		6			1	0	С
 ⊢−−−−−−−−−−		7			1	0	С

Fig. 3.5.17 Structure of Prescaler 12, Prescaler X, Prescaler Y



Fig. 3.5.18 Structure of Timer 1



Fig. 3.5.19 Structure of Timer 2, Timer X, Timer Y

# 3.5 List of registers

b7 b6 b5 b4 b3 b2 b1 b0	Ti	mer XY mode register (TM) [Ad	dress : 23 16]			
	В	Name	Function	At reset	R	W
	0	Timer X operating mode bits	b1 b0 0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
	1		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
	2	CNTR₀ active edge selection bit	The function depends on the operating mode of Timer X. (Refer to Table 3.5.2)	0	0	0
	3	Timer X count stop bit	0 : Count start 1 : Count stop	0	0	0
	4	Timer Y operating mode bits	<sup>b5 b4</sup> 0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
	5		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
	6	CNTR1 active edge selection bit	The function depends on the operating mode of Timer Y. (Refer to Table 3.5.2)	0	0	0
	7	Timer Y count stop bit	0 : Count start 1 : Count stop	0	0	0

Fig. 3.5.20 Structure of Timer XY mode register

## Table 3.5.2 CNTR<sub>0</sub> /CNTR<sub>1</sub> active edge selection bit function

Timer X /Timer Y operation		CNTR <sub>0</sub> / CNTR <sub>1</sub> active edge selection bit
•		-
modes		(bits 2, 6 of address 23 <sub>16</sub> ) contents
Timer mode	"0" CI	NTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Falling edge
		; No influence to timer count
	"1" CI	NTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Rising edge
		; No influence to timer count
Pulse output mode	"0" Pu	ulse output start: Beginning at "H" level
	CI	NTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Falling edge
	"1" Pu	ulse output start: Beginning at "L" level
	CI	NTR0 / CNTR1 interrupt request occurrence: Rising edge
Event counter mode	"0" Ti	mer X / Timer Y: Rising edge count
	CI	NTR <sub>0</sub> / CNTR1 interrupt request occurrence: Falling edge
	"1" Ti	mer X / Timer Y: Falling edge count
	CI	NTR <sub>0</sub> / CNTR <sub>1</sub> interrupt request occurrence: Rising edge
Pulse width measurement mode	"0" Ti	mer X / Timer Y: "H" level width measurement
	CI	NTR0 / CNTR1 interrupt request occurrence: Falling edge
	"1" Ti	mer X / Timer Y: "L" level width measurement
	CI	NTR <sub>0</sub> / CNTR1 interrupt request occurrence: Rising edge



Fig. 3.5.21 Structure of Data bus buffer register

b7 k	56 b5	6 b4	b3 b2	2 b1 b0	D	ata bus buffer status register	i (DBBSTSi) (i=0, 1) [Address 2916/2C1	6]		
į	i i	i			В	Name	Function	At reset	R	W
				L.	0	Output buffer full flag i	0 : Buffer empty 1 : Buffer full	0	0	×
				 	1	Input buffer full flag i	0 : Buffer empty 1 : Buffer full	0	0	×
					2	User definable flags (This flags)	ag can be defined by user freely.)	0	0	0
			i L		3	Aoi flag	This flag indicates the condition of Aoi status when the IBFi flag is set.		0	×
		Ĺ			4	User definable flags (This flags)	ag can be defined by user freely.)	0	0	С
					5			0	0	С
į	i				6			0	0	С
 					7			0	0	С



## 3.5 List of registers

Da	ata bus buffer control register (I	DBBCON) [Address 2A16]			
В	Name	Function	At reset	R	W
0	Data bus buffer enable bit	0 : P50–P53, P8 I/O port 1 : Data bus buffer enabled	0	0	0
1	Data bus buffer function selection bit	<ul> <li>0 : Single data bus buffer mode (P47 functions as I/O port.)</li> <li>1 : Double data bus buffer mode (P47 functions as S1 input.)</li> </ul>	0	0	0
2	OBF <sub>0</sub> output selection bit	0 : OBF <sub>00</sub> valid 1 : OBF <sub>01</sub> valid	0	0	0
3	OBF <sub>00</sub> output enable bit	<ul> <li>0 : P4<sub>2</sub> functions as port I/O pin.</li> <li>1 : P4<sub>2</sub> functions as OBF<sub>00</sub> output pin.</li> </ul>	0	0	0
4	OBF <sub>01</sub> output enable bit	0 : P43 functions as port I/O pin. 1 : P43 functions as OBF01 output pin.	0	0	0
5	OBF10 output enable bit	0 : P46 functions as port I/O pin. 1 : P46 functions as OBF10 output pin.	0	0	0
 6	Input level selection bit	0 : CMOS level input 1 : TTL level input	0	0	0
7	Fix this bit to "0".		0	0	0

## Fig. 3.5.23 Structure of Data bus buffer control register



## Fig. 3.5.24 Structure of Comparator data register

# 3.5 List of registers



Fig. 3.5.25 Structure of Port control register 1





# 3.5 List of registers



Fig. 3.5.27 Structure of PWM0H register






Fig. 3.5.29 Structure of PWM1H register







Fig. 3.5.31 Structure of AD/DA control register



Fig. 3.5.32 Structure of AD conversion register 1







Fig. 3.5.34 Structure of A-D convesion register 2

## 3.5 List of registers

	Int	errupt source selection register	[INTSEL: address 003916]			
	В	Name	Function	At reset	R	W
	0	INTo/input buffer full interrupt source selection bit	0 : INT₀ interrupt 1 : Input buffer full interrupt	0	0	0
	_ 1	INT1/output buffer empty interrupt source selection bit	0 : INT1 interrupt 1 : Output buffer empty interrupt	0	0	0
	2	Serial I/O1 transmit/ScL,SDA interrupt source selection bit	0 : Serial I/O1 transmit interrupt <b>*1</b> 1 : ScL,SDA interrupt	0	0	0
	_3	CNTRo/ScL,SDA interrupt source selection bit	0 : CNTR₀ interrupt <b>*1</b> 1 : ScL,SDA interrupt	0	0	0
	4	Serial I/O2/I <sup>2</sup> C interrupt source selection bit	0 : Serial I/O2 interrupt <b>*2</b> 1 : I <sup>2</sup> C interrupt	0	0	0
	_ 5	INT2/I2C interrupt source selection bit	0 : INT2 interrupt <b>*2</b> 1 : I <sup>2</sup> C interrupt	0	0	0
! !	_ 6	CNTR1/key-on wake-up interrupt source selection bit	0 : CNTR₁ interrupt <b>*3</b> 1 : Key-on wake-up interrupt	0	0	0
	- 7	AD converter/key-on wake-up interrupt source selection bit	0 : A-D converter interrupt <b>*3</b> 1 : Key-on wake-up interrupt	0	0	0
		Do not write "1" to these bits si				
		: Do not write "1" to these bits sin : Do not write "1" to these bits sin	•			

### Fig. 3.5.35 Structure of Interrupt source selection register

b7 b6 b5 b4 b3 b2 b1 b(	_	terrupt edge selection registe	er (INTEDGE) [Address : 3A16]			
	В	Name	Function	At reset	R	W
	0	INT <sub>0</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	_ 1	INT1 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	2	Nothing is allocated for this When this bit is read out, the	bit. This is a write disabled bit. ne value is "0".	0	0	×
	3	INT <sub>2</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	_ 4	INT <sub>3</sub> interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	5	INT4 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	_ 6	Nothing is allocated for the When these bits are read of	se bits. These are write disabled bits. but, the values are "0".	0	0	×
i L	_ 7	1		0	0	X

Fig. 3.5.36 Structure of Interrupt edge selection register



Fig. 3.5.37 Structure of CPU mode register

				Ţ	, , ,		Int	errupt request register 1 (IREQ	1) [Address : 3C <sub>16</sub> ]			
	1			1			В	Name	Function	At reset	R	W
-				1		Ĺ	0	INTo/input buffer full interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
		     		     			1	INT1/output buffer empty interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
		   		   	 		2	Serial I/O1 receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
		   		 			3	Serial I/O1 transmit/ScL, SDA interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
		-     	'   				4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
		 					5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
							6	Timer 1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*
 L _							7	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0	*

Fig. 3.5.38 Structure of Interrupt request register 1







Fig. 3.5.40 Structure of Interrupt control register 1



Fig. 3.5.41 Structure of Interrupt control register 2



Fig. 3.5.42 Structure of Flash memory control register





## 3.6 Package outline





#### 3.7 Machine instructions

## APPENDIX

#### 3.7 Machine instructions

#### 3.7 Machine instructions

									A	ddr	essi	ing r	nod	е						
Symbol	Function	Details		IMP	,		IMN	1		А		вп	, A	R		ΖP		віт	, ZP	, R
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
ADC (Note 1) (Note 5)	$eq:rescaled_$	When T = 0, this instruction adds the contents M, C, and A; and stores the results in A and C. When T = 1, this instruction adds the contents of M(X), M and C; and stores the results in M(X) and C. When T=1, the contents of A remain unchanged, but the contents of status flags are changed. M(X) represents the contents of memory where is indicated by X.				69	2	2							65	3	2			
AND (Note 1)	$\label{eq:When T = 0} \begin{array}{l} A \leftarrow A \wedge M \\ When T = 1 \\ M(X) \leftarrow M(X) \wedge M \end{array}$	When T = 0, this instruction transfers the con- tents of A and M to the ALU which performs a bit-wise AND operation and stores the result back in A. When T = 1, this instruction transfers the con- tents $M(X)$ and M to the ALU which performs a bit-wise AND operation and stores the results back in $M(X)$ . When T = 1 the contents of A re- main unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				29	2	2							25	3	2			
ASL	7 0 [℃←[←0	This instruction shifts the content of A or M by one bit to the left, with bit 0 always being set to 0 and bit 7 of A or M always being contained in C.							0A	2	1				06	5	2			
BBC (Note 4)	Ai or Mi = 0?	This instruction tests the designated bit i of M or A and takes a branch if the bit is 0. The branch address is specified by a relative ad- dress. If the bit is 1, next instruction is executed.										1 <u>3</u> 20i	4	2				17 20i	5	3
BBS (Note 4)	Ai or Mi = 1?	This instruction tests the designated bit i of the M or A and takes a branch if the bit is 1. The branch address is specified by a relative ad- dress. If the bit is 0, next instruction is executed.										03 20i	4	2				07 20i	5	3
BCC (Note 4)	C = 0?	This instruction takes a branch to the ap- pointed address if C is 0. The branch address is specified by a relative address. If C is 1, the next instruction is executed.																		
BCS (Note 4)	C = 1?	This instruction takes a branch to the ap- pointed address if C is 1. The branch address is specified by a relative address. If C is 0, the next instruction is executed.																		
BEQ (Note 4)	Z = 1?	This instruction takes a branch to the ap- pointed address when Z is 1. The branch address is specified by a relative address. If Z is 0, the next instruction is executed.																		
BIT	АЛМ	This instruction takes a bit-wise logical AND of A and M contents; however, the contents of A and M are not modified. The contents of N, V, Z are changed, but the contents of A, M remain unchanged.													24	3	2			
BMI (Note 4)	N = 1?	This instruction takes a branch to the ap- pointed address when N is 1. The branch address is specified by a relative address. If N is 0, the next instruction is executed.																		
BNE (Note 4)	Z = 0?	This instruction takes a branch to the ap- pointed address if Z is 0. The branch address is specified by a relative address. If Z is 1, the next instruction is executed.																		

						_			_			_			dres						_			_						_			-	roc		_		-		<b>—</b>
	ZP,			ZP,		-	ABS		<u> </u>	BS,	-		BS,			IND		-	P, IN	_	<u> </u>	ND,	_		JD,		_	REL		L	SP		-	6	-	4	3	<u> </u>	1	+
P		-	OP	n	#	OP		_	-	-		-	<u> </u>	-	OP	n	#	OP	n	#	OP	<u> </u>	_	OP			OP	n	#	OP	n	#	-	V	т	в	D	1	Z	0
75	4	2				6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							N	V	•	•	•	•	z	
35	4	2				2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2							N	•	•	•	•	•	Z	
16	6	2				0E	6	3	1E	7	3																						N	•	•	•	•	•	z	
																																	•	•	•	•	•	•	•	
																																	•	•	•	•	•	•	•	
																											90	2	2				ŀ	•	•	•	•	•	•	
																											В0	2	2				•	•	•	•	•	•	•	
																											F0	2	2				•	•	•	•	•	•	•	
						2C	4	3																									M7	M6	•	•	•	•	Z	
																											30		2				•	•	•	•	•	•	•	
																											D0	2	2				•	•	•	•	•	•	•	

#### 3.7 Machine instructions

**APPENDIX** 

#### 3.7 Machine instructions

			L			-			-	ddr	ress	Ť	mo		-			_		
Symbol	Function	Details		IMP	_		IMN	1		A	_	-	BIT,	-		ZP			IT, Z	-
BPL (Note 4)	N = 0?	This instruction takes a branch to the ap- pointed address if N is 0. The branch address is specified by a relative address. If N is 1, the next instruction is executed.	OP	n	#	OP	n	#	OP	n	#	OF	> n	#	OP	n	#	OP	n	#
BRA	$PC \leftarrow PC \pm offset$	This instruction branches to the appointed ad- dress. The branch address is specified by a relative address.																		
BRK	$\begin{array}{l} B \leftarrow 1 \\ (PC) \leftarrow (PC) + 2 \\ M(S) \leftarrow PCH \\ S \leftarrow S - 1 \\ M(S) \leftarrow PCL \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS \\ S \leftarrow S - 1 \\ I \leftarrow 1 \\ PCL \leftarrow ADL \\ PCH \leftarrow ADH \end{array}$	When the BRK instruction is executed, the CPU pushes the current PC contents onto the stack. The BADRS designated in the interrupt vector table is stored into the PC.	00	7	1															
BVC (Note 4)	V = 0?	This instruction takes a branch to the ap- pointed address if V is 0. The branch address is specified by a relative address. If V is 1, the next instruction is executed.																		
BVS (Note 4)	V = 1?	This instruction takes a branch to the ap- pointed address when V is 1. The branch address is specified by a relative address. When V is 0, the next instruction is executed.																		
CLB	Ai or Mi ← 0	This instruction clears the designated bit i of A or M.										1Ę 20	3 2 i	1				1F 20i	5	2
CLC	$C \leftarrow 0$	This instruction clears C.	18	2	1															
CLD	D ← 0	This instruction clears D.	D8	2	1															
CLI	I ← 0	This instruction clears I.	58	2	1															
CLT	$T \leftarrow 0$	This instruction clears T.	12	2	1															
CLV	$V \leftarrow 0$	This instruction clears V.	B8	2	1															
CMP (Note 3)	When T = 0 A - M When T = 1 M(X) - M	When T = 0, this instruction subtracts the con- tents of M from the contents of A. The result is not stored and the contents of A or M are not modified. When T = 1, the CMP subtracts the contents of M from the contents of M(X). The result is not stored and the contents of X, M, and A are not modified. M(X) represents the contents of memory where is indicated by X.				C9	2	2							C5	3	2			
COM	$M \gets M$	This instruction takes the one's complement of the contents of M and stores the result in M.													44	5	2			
СРХ	X – M	This instruction subtracts the contents of M from the contents of X. The result is not stored and the contents of X and M are not modified.				E0	2	2							E4	3	2			
CPY	Y – M	This instruction subtracts the contents of M from the contents of Y. The result is not stored and the contents of Y and M are not modified.				C0	2	2							C4	3	2			
DEC	$A \leftarrow A - 1 \text{ or}$ $M \leftarrow M - 1$	This instruction subtracts 1 from the contents of A or M.							1A	2	1				C6	5	2	1		

3886 Group User's Manual

						_						_		Ad	dres	sing	g mo	ode			_			_						_			F	roc	esso	or st	atus	reg	jiste	er
z	P, )	x	Z	ZP,	Y		ABS	3	A	BS,	х	A	BS,	Y		IND		ZF	P, IN	ID	11	۱D,	х	11	٧D,	Y		REL	-		SP		7	6	5	4	3	2	1	
P	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	Ν	v	т	в	D	Т	z	
																											10	2	2				•	•	•	•	•	•	•	
																											80	4	2				ŀ	•	•	•	•	•	•	
																																	•	•	•	1	•	1	•	
																											50	2	2				•	•	•	•	•	•	•	
																											70	2	2				ŀ	•	•	•	•	•	•	
																																				•	•	•	•	
																																		•	•	•	•	•	•	
									$\left  \right $																								ŀ	•	•	•	0	•	•	
																																	·	•	•	•	•	0	•	
																																	•   •	•	•	•	•	•	•	
)5	4	2				СD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2							• N	•	•	•	•	•		
																																	N	•	•	•	•	•	z	
						EC	4	3																									N	•	•	•	•	•	Z	
						сс	4	3																									N	•	•	•	•	•	z	
06	6	2	$\vdash$	-	-	CE	6	3	DE	7	3	-		$\vdash$			-		_				$\vdash$							$\vdash$	-	-	N	•	•		•	•	z	1

#### 3.7 Machine instructions

**APPENDIX** 

#### 3.7 Machine instructions

									A	٨ddr	ess	ing ı	noc	le						_
Symbol	Function	Details		IMP	,		IMM	I		А		В	IT,	A		ΖP		в	т, z	ΈP
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
DEX	X ← X – 1	This instruction subtracts one from the current contents of X.	CA	2	1															
DEY	$Y \leftarrow Y - 1$	This instruction subtracts one from the current contents of Y.	88	2	1															
DIV	$\begin{array}{l} A \leftarrow (M(zz + X + 1), \\ M(zz + X )) \ / \ A \\ M(S) \leftarrow one's \ complement \ of \ Remainder \\ S \leftarrow S - 1 \end{array}$	Divides the 16-bit data in $M(zz+(X))$ (low-order byte) and $M(zz+(X)+1)$ (high-order byte) by the contents of A. The quotient is stored in A and the one's complement of the remainder is pushed onto the stack.																		
EOR (Note 1)	$ \begin{array}{l} \mbox{When } T=0 \\ A\leftarrow A \ \forall \ M \\ \mbox{When } T=1 \\ M(X)\leftarrow M(X) \ \forall \ M \end{array} $	When T = 0, this instruction transfers the con- tents of the M and A to the ALU which performs a bit-wise Exclusive OR, and stores the result in A. When T = 1, the contents of M(X) and M are transferred to the ALU, which performs a bit- wise Exclusive OR and stores the results in M(X). The contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				49	2	2							45	3	2			
INC	$A \leftarrow A + 1 \text{ or}$ $M \leftarrow M + 1$	This instruction adds one to the contents of A or M.							зA	2	1				E6	5	2			
INX	$X \leftarrow X + 1$	This instruction adds one to the contents of X.	E8	2	1															
INY	$Y \leftarrow Y + 1$	This instruction adds one to the contents of Y.	C8	2	1															
JMP	$\begin{array}{l} \text{If addressing mode is ABS} \\ PCL \leftarrow ADL \\ PCH \leftarrow ADH \\ \text{If addressing mode is IND} \\ PCL \leftarrow M (ADH, ADL) \\ PCL \leftarrow M (ADH, ADL + 1) \\ \text{If addressing mode is 2P, IND} \\ PCL \leftarrow M (OO, ADL) \\ PCH \leftarrow M (OO, ADL + 1) \end{array}$	This instruction jumps to the address desig- nated by the following three addressing modes: Absolute Indirect Absolute Zero Page Indirect Absolute																		
JSR	$\begin{array}{l} M(S) \gets PCH \\ S \gets S - 1 \\ M(S) \gets PCL \\ S \gets S - 1 \\ After executing the above, \\ if addressing mode is ABS \\ PCL \gets ADL \\ PCH \gets ADH \\ if addressing mode is SP \\ PCL \gets ADL \\ PCH \gets FF \\ If addressing mode is ZP, \mathsf{IND, \\ PCL \gets M(00, ADL) \\ PCH \gets M(00, ADL + 1) \end{array}$	This instruction stores the contents of the PC in the stack, then jumps to the address desig- nated by the following addressing modes: Absolute Special Page Zero Page Indirect Absolute																		
LDA (Note 2)	$ \begin{array}{l} When  T=0 \\ A\leftarrow M \\ When  T=1 \\ M(X)\leftarrow M \end{array} $	When T = 0, this instruction transfers the con- tents of M to A. When T = 1, this instruction transfers the con- tents of M to (M(X)). The contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				A9	2	2							A5	3	2			
LDM	M ← nn	This instruction loads the immediate value in M.													зC	4	3			
LDX	$X \gets M$	This instruction loads the contents of M in X.				A2	2	2							A6	3	2			
LDY	$Y \gets M$	This instruction loads the contents of M in Y.				A0	2	2							A4	3	2			

						_			-					Ad	dres	sin	g m	ode			_												F	Proc	esso	or st	atus	reç	giste	er
Z	P, )	ĸ	Z	ZP,	Y		ABS	3	A	BS,	х	A	BS,	Y		IND		ZF	P, IN	ID	١N	ID,	х	11	۱D, ۱	Y	1	REL			SP		7	6	5	4	3	2	1	
ΟP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	Ν	v	т	в	D	Т	z	+
																																	N	•	•	•	•	•	z	
																																	N	•	•	•	•	•	z	
E2	16	2																															•	•	•	•	•	•	•	
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	z	
F6	6	2				EE	6	3	FE	7	3																						N	•	•	•	•	•	z	
	_																																N	•	•	•	•	•	z	
_																																	N	•		•	•	•	z	-
						4C	3	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	+
						20	6	3										02	7	2										22	5	2	•	•	•	•	•	•	•	
B5	4	2				AD	4	3	ВD	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	z	
					$\vdash$	╞	$\left  \right $	-																-			-						•	•	•	•	•	•	•	
			В6	4	2	AE	4	3				BE	5	3																			N	•	·	•	•	•	z	
B4	4	2	1	1		AC	4	2	вс	E	3																			1			N	•	•	•	•	•	z	1

#### 3.7 Machine instructions

APPENDIX

			Г						4	١ddr	229	ina	mo	1e						
Symbol	Function	Details	-	IMP	,	Т	IMN	4	T	A		Ť	BIT,			ZP		в	IT, 2	
Cymbol	1 dilotori		OP	_	-	OF	-	#	OP	n	#	OP	· ·	-	OP		#	OP	· ·	-
LSR	7 0 0→□□→℃	This instruction shifts either A or M one bit to the right such that bit 7 of the result always is set to 0, and the bit 0 is stored in C.							4A	2	1				46	5	2			
MUL	$\begin{array}{l} M(S) \bullet A \leftarrow A \bigstar M(zz + X) \\ S \leftarrow S - 1 \end{array}$	Multiplies Accumulator with the memory speci- fied by the Zero Page X address mode and stores the high-order byte of the result on the Stack and the low-order byte in A.																		
NOP	$PC \leftarrow PC + 1$	This instruction adds one to the PC but does no otheroperation.	ΕA	2	1															
ORA (Note 1)	$ \begin{array}{l} \mbox{When } T=0 \\ A\leftarrow A \lor M \\ \mbox{When } T=1 \\ M(X)\leftarrow M(X) \lor M \end{array} $	When T = 0, this instruction transfers the con- tents of A and M to the ALU which performs a bitwise "OR", and stores the result in A. When T = 1, this instruction transfers the con- tents of M(X) and the M to the ALU which performs a bit-wise OR, and stores the result in M(X). The contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				09	2	2							05	3	2			
PHA	S ← S – 1	This instruction pushes the contents of A to the memory location designated by S, and decrements the contents of S by one.	48	3	1															
PHP	$\begin{array}{l} M(S) \gets PS \\ S \gets S - 1 \end{array}$	This instruction pushes the contents of PS to the memory location designated by S and dec- rements the contents of S by one.	08	3	1															
PLA	$\begin{array}{l} S \leftarrow S + 1 \\ A \leftarrow M(S) \end{array}$	This instruction increments S by one and stores the contents of the memory designated by S in A.	68	4	1															
PLP	$\begin{array}{l} S \leftarrow S + 1 \\ PS \leftarrow M(S) \end{array}$	This instruction increments S by one and stores the contents of the memory location designated by S in PS.	28	4	1															
ROL	7 0 ←□□←℃←	This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C.							2A	2	1				26	5	2			
ROR		This instruction shifts either A or M one bit right through C. C is stored in bit 7 and bit 0 is stored in C.							6A	2	1				66	5	2			
RRF		This instruction rotates 4 bits of the M content to the right.													82	8	2			
RTI	$\begin{array}{l} S \leftarrow S+1 \\ PS \leftarrow M(S) \\ S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \end{array}$	This instruction increments S by one, and stores the contents of the memory location designated by S in PS. S is again incremented by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and stores the contents of memory location designated by S in PCH.	40	6	1															
RTS	$\begin{array}{l} S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \\ (PC) \leftarrow (PC) +1 \end{array}$	This instruction increments S by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and the contents of the memory location is stored in PCH. PC is incremented by 1.	60	6	1															

	_		-			-			-			_				55111	y m	ode			_		_				_			_			<u> </u>	Proc		7 50		100	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-
Z	Ρ,			ZP,	_	-	ABS	_	-	BS,			BS,			IND			P, IN			ID,			ND,			REL			SP	_	7	6	5	4	3	2	1	
OP	n	-	OP	n	#	-	-	-	-		-	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	т	в	D	I	Z	+
56	6	2				4E	6	3	5E	7	3																						0	•	•	•	•	•	Z	
62	15	2																															•	•	•	•	•	•	•	
																																	•	•	•	•	•	•	•	
15	4	2				0D	4	3	1D	5	3	19	5	3							01	6	2	11	6	2							N	•	•	•	•	•	z	
																																	•	•	•	•	•	•	•	
																																	•	•	•	•	•	•	•	
																																	N	•	•	•	•	•	z	
																																		(Val	lue s	save	ed ir	n sta	ack)	+ , 
36	6	2				2E	6	3	ЗE	7	3																						N	•	•	•	•	•	z	
76	6	2				6E	6	3	7E	7	3																						N	•	•	•	•	•	z	
																																	•	•	•	•	•	•	•	
																																		(Val	ues	save	ed ir	n sta	ack)	
																																	•	•	•	•	•	•	•	

#### 3.7 Machine instructions

**APPENDIX** 

									Α	ddre	essi	ing r	nod	е						
Symbol	Function	Details		IMP	,		IMN	1		А		в	IT, i	A		ΖP		в	IT, Z	ΖP
			OP	n	#	OF	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
SBC (Note 1) (Note 5)	$ \begin{array}{l} \mbox{When } T=0 \\ A\leftarrow A-M-C \\ \mbox{When } T=1 \\ M(X)\leftarrow M(X)-M-C \end{array} $	When T = 0, this instruction subtracts the value of M and the complement of C from A, and stores the results in A and C. When T = 1, the instruction subtracts the contents of M and the complement of C from the contents of M(X), and stores the results in M(X) and C. A remain unchanged, but status flag are changed. M(X) represents the contents of memory where is indicated by X.				ES	2	2							E5	3	2			
SEB	Ai or Mi ← 1	This instruction sets the designated bit i of A or M.										0₿ 20i	2	1				0F 20i	5	2
SEC	C ← 1	This instruction sets C.	38	2	1															
SED	D ← 1	This instruction set D.	F8	2	1															
SEI	← 1	This instruction set I.	78	2	1															
SET	T ← 1	This instruction set T.	32	2	1															
STA	$M \gets A$	This instruction stores the contents of A in M. The contents of A does not change.													85	4	2			
STP		This instruction resets the oscillation control F/ F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode.	42	2	1															
STX	$M \gets X$	This instruction stores the contents of X in M. The contents of X does not change.													86	4	2			
STY	$M \gets Y$	This instruction stores the contents of Y in M. The contents of Y does not change.													84	4	2			
ТАХ	$X \gets A$	This instruction stores the contents of A in X. The contents of A does not change.	AA	2	1															
TAY	$Y \gets A$	This instruction stores the contents of A in Y. The contents of A does not change.	A8	2	1															
TST	M = 0?	This instruction tests whether the contents of M are "0" or not and modifies the N and Z.													64	3	2			
TSX	$X \gets S$	This instruction transfers the contents of S in X.	ВA	2	1															
ТХА	$A \gets X$	This instruction stores the contents of X in A.	8A	2	1															
TXS	S ← X	This instruction stores the contents of X in S.	9A	2	1															
TYA	$A \gets Y$	This instruction stores the contents of Y in A.	98	2	1															
WIT		The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. CPU starts its function after the Timer X over flows (comes to the terminal count). All regis- ters or internal memory contents except Timer X will not change during this mode. (Of course needs VDD).	C2	2	1															

 Notes 1: The number of cycles "n" is increased by 3 when T is 1.

 2: The number of cycles "n" is increased by 2 when T is 1.

 3: The number of cycles "n" is increased by 1 when T is 1.

 4: The number of cycles "n" is increased by 2 when tranching has occurred.

 5: N, V, and Z flags are invalid in decimal operation mode.

						Addressing mode													F	Processor status reg				giste	er															
Z	P, )	ĸ	z	<u>.</u> P,	Y	Γ	ABS	5	A	BS,	х	A	BS,	Y		IND		ZF	P, IN	١D	11	۱D,	х	11	۱D,	Y		REL	-		SP		7	6	5	3	2	1	0	
OP	n	#	OP	n	#	ОР	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	v	т	в	-	ı	z	с
F5	4	2				ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							N	V	•	•	•	•	z	С
																																	•	•	•	•	•	•	•	•
																																	ŀ	•	•	•	•	•	•	1
																																	ŀ	•	•	•	1	•	•	·
																																	ŀ	•	•	•	•	1	•	·
																																	ŀ		1	•	•	•	•	·
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							ŀ	•	•	•	•	•	•	·
																																	ŀ	•	•	•	•	•	•	·
			96	5	2	8E	5	3																									ŀ	•	·	•	•	•	•	·
94	5	2				8C	5	3																									·	•	•	•	•	•	•	·
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	·
																																	N	•	•	•	•	•	z	•
																																	•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	z	·
																																	•	•	•	•	•	•	•	•

## 3.7 Machine instructions

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	_	Subtraction
A	Accumulator or Accumulator addressing mode	*	Multiplication
BIT, A	Accumulator bit addressing mode	/	Division
BIT, A, R	Accumulator bit relative addressing mode	Λ	Logical OR
ZP	Zero page addressing mode	V	Logical AND
BIT, ZP	Zero page bit addressing mode	$\forall$	Logical exclusive OR
BIT, ZP, R	Zero page bit relative addressing mode	_	Negation
ZP, X	Zero page X addressing mode	$\leftarrow$	Shows direction of data flow
ZP, Y	Zero page Y addressing mode	Х	Index register X
ABS	Absolute addressing mode	Y	Index register Y
ABS, X	Absolute X addressing mode	S	Stack pointer
ABS, Y	Absolute Y addressing mode	PC	Program counter
IND	Indirect absolute addressing mode	PS	Processor status register
		РСн	8 high-order bits of program counter
ZP, IND	Zero page indirect absolute addressing mode	PCL	8 low-order bits of program counter
		ADH	8 high-order bits of address
IND, X	Indirect X addressing mode	ADL	8 low-order bits of address
IND, Y	Indirect Y addressing mode	FF	FF in Hexadecimal notation
REL	Relative addressing mode	nn	Immediate value
SP	Special page addressing mode	ZZ	Zero page address
С	Carry flag	Μ	Memory specified by address designation of any ad-
Z	Zero flag		dressing mode
I	Interrupt disable flag	M(X)	Memory of address indicated by contents of index
D	Decimal mode flag		register X
В	Break flag	M(S)	Memory of address indicated by contents of stack
т	X-modified arithmetic mode flag		pointer
V	Overflow flag	M(ADH, ADL)	Contents of memory at address indicated by ADH and
Ν	Negative flag		ADL, in ADH is 8 high-order bits and ADL is 8 low-or-
			der bits.
		M(00, ADL)	Contents of address indicated by zero page ADL
		Ai	Bit i (i = 0 to 7) of accumulator
		Mi	Bit i (i = 0 to 7) of memory
		OP	Opcode
		n	Number of cycles
		#	Number of bytes

3.8 List of instruction code

3.8 List of instruction code

D	3 – D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	<b>1</b> 110	1111
D7 – D4	adecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0	BRK	ORA IND, X	JSR ZP, IND	BBS 0, A	_	ORA ZP	ASL ZP	BBS 0, ZP	РНР	ORA IMM	ASL A	SEB 0, A	_	ORA ABS	ASL ABS	SEB 0, ZP
0001	1	BPL	ORA IND, Y	CLT	BBC 0, A	_	ORA ZP, X	ASL ZP, X	BBC 0, ZP	CLC	ORA ABS, Y	DEC A	CLB 0, A	_	ORA ABS, X	ASL ABS, X	CLB 0, ZP
0010	2	JSR ABS	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1, ZP	PLP	AND IMM	ROL A	SEB 1, A	BIT ABS	AND ABS	ROL ABS	SEB 1, ZP
0011	3	BMI	AND IND, Y	SET	BBC 1, A	_	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS, Y	INC A	CLB 1, A	LDM ZP	AND ABS, X	ROL ABS, X	CLB 1, ZP
0100	4	RTI	EOR IND, X	STP	BBS 2, A	COM ZP	EOR ZP	LSR ZP	BBS 2, ZP	РНА	EOR IMM	LSR A	SEB 2, A	JMP ABS	EOR ABS	LSR ABS	SEB 2, ZP
0101	5	BVC	EOR IND, Y	_	BBC 2, A	_	EOR ZP, X	LSR ZP, X	BBC 2, ZP	CLI	EOR ABS, Y	_	CLB 2, A	_	EOR ABS, X	LSR ABS, X	CLB 2, ZP
0110	6	RTS	ADC IND, X	MUL ZP, X	BBS 3, A	TST ZP	ADC ZP	ROR ZP	BBS 3, ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABS	ROR ABS	SEB 3, ZP
0111	7	BVS	ADC IND, Y	_	BBC 3, A	_	ADC ZP, X	ROR ZP, X	BBC 3, ZP	SEI	ADC ABS, Y	-	CLB 3, A	_	ADC ABS, X	ROR ABS, X	CLB 3, ZP
1000	8	BRA	STA IND, X	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX ZP	BBS 4, ZP	DEY	_	ТХА	SEB 4, A	STY ABS	STA ABS	STX ABS	SEB 4, ZP
1001	9	всс	STA IND, Y	_	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4, ZP	ΤΥΑ	STA ABS, Y	тхѕ	CLB 4, A	_	STA ABS, X	_	CLB 4, ZP
1010	А	LDY IMM	LDA IND, X	LDX IMM	BBS 5, A	LDY ZP	LDA ZP	LDX ZP	BBS 5, ZP	ΤΑΥ	LDA IMM	ТАХ	SEB 5, A	LDY ABS	LDA ABS	LDX ABS	SEB 5, ZP
1011	В	BCS	LDA IND, Y	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	BBC 5, ZP	CLV	LDA ABS, Y	тѕх	CLB 5, A	LDY ABS, X	LDA ABS, X	LDX ABS, Y	CLB 5, ZP
1100	С	CPY IMM	CMP IND, X	WIT	BBS 6, A	CPY ZP	CMP ZP	DEC ZP	BBS 6, ZP	INY	CMP IMM	DEX	SEB 6, A	CPY ABS	CMP ABS	DEC ABS	SEB 6, ZP
1101	D	BNE	CMP IND, Y	_	BBC 6, A	_	CMP ZP, X	DEC ZP, X	BBC 6, ZP	CLD	CMP ABS, Y	_	CLB 6, A	_	CMP ABS, X	DEC ABS, X	CLB 6, ZP
1110	E	CPX IMM	SBC IND, X	DIV ZP, X	BBS 7, A	CPX ZP	SBC ZP	INC ZP	BBS 7, ZP	INX	SBC IMM	NOP	SEB 7, A	CPX ABS	SBC ABS	INC ABS	SEB 7, ZP
1111	F	BEQ	SBC IND, Y	_	BBC 7, A	_	SBC ZP, X	INC ZP, X	BBC 7, ZP	SED	SBC ABS, Y	_	CLB 7, A	_	SBC ABS, X	INC ABS, X	CLB 7, ZP

: 3-byte instruction

: 2-byte instruction

: 1-byte instruction

## 3.9 SFR memory map

## 3.9 SFR memory map

000016	Port P0 (P0)
000116	Port P0 direction register (P0D)
000216	Port P1 (P1)
000316	Port P1 direction register (P1D)
000416	Port P2 (P2)
000516	Port P2 direction register (P2D)
000616	Port P3 (P3)
000716	Port P3 direction register (P3D)
000816	Port P4 (P4)
000916	Port P4 direction register (P4D)
000A16	Port P5 (P5)
000B16	Port P5 direction register (P5D)
000C16	Port P6 (P6)
000D16	Port P6 direction register (P6D)
000E16	Port P7 (P7)
000F16	Port P7 direction register (P7D)
001016	Port P8 (P8)/Port P4 input register (P4I)
001116	Port P8 direction register (P8D)/Port P7 input register (P7I)
001216	I <sup>2</sup> C data shift register (S0)
001316	I <sup>2</sup> C address register (S0D)
001416	I <sup>2</sup> C status register (S1)
001516	I <sup>2</sup> C control register (S1D)
001616	I <sup>2</sup> C clock control register (S2)
001716	I <sup>2</sup> C start/stop condition control register (S2D)
001816	Transmit/Receive buffer register (TB/RB)
001916	Serial I/O1 status register (SIO1STS)
001A16	Serial I/O1 control register (SIO1CON)
001B16	UART control register (UARTCON)
001C16	Baud rate generator (BRG)
001D16	Serial I/O2 control register (SIO2CON)
001E16	Watchdog timer control register (WDTCON)
001F16	Serial I/O2 register (SIO2)

002016	Prescaler 12 (PRE12)	
002116	Timer 1 (T1)	
002216	Timer 2 (T2)	
002316	Timer XY mode register (TM)	
002416	Prescaler X (PREX)	
002516	Timer X (TX)	
002616	Prescaler Y (PREY)	
002716	Timer Y (TY)	
002816	Data bas buffer register 0 (DBB0)	
002916	Data bas buffer status register 0 (DBBSTS0)	
002A16	Data bas buffer control register (DBBCON)	
002B16	Data bas buffer register 1 (DBB1)	
002C16	Data bas buffer status register 1 (DBBSTS1)	
002D16	Comparator data register (CMPD)	
002E16	Port control register 1 (PCTL1)	i
002F16	Port control register 2 (PCTL2)	
003016	PWM0H register (PWM0H)	i
003116	PWM0L register (PWM0L)	i
003216	PWM1H register (PWM1H)	i
003316	PWM1L register (PWM1L)	
003416	AD/DA control register (ADCON)	
003516	A-D conversion register 1 (AD1)	
003616	D-A1 conversion register (DA1)	
003716	D-A2 conversion register (DA2)	
003816	A-D conversion register 2 (AD2)	
003916	Interrupt source selection register (INTSEL)	
003A16	Interrupt edge selection register (INTEDGE)	
003B16	CPU mode register (CPUM)	
003C16	Interrupt request register 1 (IREQ1)	
003D16	Interrupt request register 2 (IREQ2)	
003E16	Interrupt control register 1 (ICON1)	
003F16	Interrupt control register 2 (ICON2)	
0FFE16	Flash memory control register (FCON)	(Ne

0FFE16	Flash memory control register (FCON)	(Note)
0FFF16	Flash command register (FCMD)	(Note)

Note: Flash memory version only

3.10 Pin configurations

## 3.10 Pin configurations



Fig. 3.10.1 M38867M8A-XXXHP, M38867E8AHP pin configuration



## 3.10 Pin configurations



Fig. 3.10.3 M38869MFA-XXXGP/HP, M38869FFAGP/HP pin configuration

#### MITSUBISHI SEMICONDUCTORS USER'S MANUAL 3886 Group

Sep. Second Edition 2000

Editioned by Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©2000 MITSUBISHI ELECTRIC CORPORATION

## 3886 Group User's Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan