# CMOS G65SC02-A 8-BIT MICROPROCESSOR

## FEATURES

- CMOS family that is compatible with NMOS 6500 series microprocessors
- Uses single +5 volt power supply
- Low power consumption (4mA @ 1 MHz) allows batterypowered operation
- Enhanced instruction set: 27 additional op codes encompassing eight new instructions enhance software performance compared to existing NMOS 6500 microprocessor instruction set
  - 64 microprocessors instructions
  - 178 operational codes
  - 15 addressing modes
- 65K-byte addressable memory
- 1, 2, 3, 4, 5 or 6 MHz operation
- Choice of external or on-board clock generator operation
- On-board clock generator/oscillator can be driven by an external single-phase clock input, an RC network, or a crystal circuit
- Early address valid allows use with slower memories
- Early write data for dynamic memories
- 8-bit parallel processing
- Decimal binary arithmetic
- Pipeline architecture
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- 8-bit bidirectional data bus
- "Ready" input (for single cycle execution)
- Direct memory access capability
- Bus compatible with M6800

## GENERAL DESCRIPTION

The G65SCXX 8-bit microprocessor family is manufactured using the state-of-the-art silicon gate CMOS process. The G65SC02-A device is pin-to-pin compatible with NMOS versions of the 6500 currently on the market. The microprocessor is software compatible and provides 65K bytes of memory addressing and two interrupt inputs. It is bus compatible with MC6800 products.

As shown in Table I, the G65SC02-A clock generator circuit may be driven by an external crystal (Figure 2a), an RC network (Figure 2b) or by an external clock source. The G65SC02-A on-chip oscillator is intended for high performance, low cost operations where single phase inputs, crystals, or RC inputs provide the time base.

The microprocessor is pin-to-pin compatible with the NMOS 6500 microprocessors offered by several other manufacturers. However, the use of the leading-edge CMOS process technology ensures several software or programming enhancements not available to users of the NMOS 6500. The enhancements include two additional addressing modes, an expanded microprocessor instruction set (from 56 to 64 instructions), and expanded operational codes (from 151 to 178). In addition, a series of operational enhancements are provided which materially improve the effective use of the microprocessor. These enhancements are explained in Table V of the section of this data sheet devoted to system software and programming. This series of microprocessors provides the user an architecture and instruction set with which he is basically familiar (6502), the several operational enhancements notwithstanding, plus all of the advantages of leading edge CMOS technology; i.e., increased noise immunity, higher reliability, and greatly reduced power consumption.

In addition to enhanced software programming, the use of CMOS processing also allows several hardware enhancements that are not available to users of the NMOS 6500 products. These hardware enhancements are listed and explained in Table II.

The G65SC02-A microprocessor is available in plastic, ceramic, cerdip, or leadless chip carrier packaging. All versions are available in 1, 2, 3, 4, 5 and 6 MHz maximum operating frequencies.

### Table 1. G65SC02-A Microprocessor Capabilities

ltem No.	Part Number	DIP Pins	Addressable Memory (Bytes)	On-board Clock Oscillator (See Note)	External Clock Generator Required	Advanced Memory Access (\$\$4)	IRQ*	NMI*	SO*	DBE	BE	SYNC	RDY	ML*	RES*
1	G65SC02-A	40	65K	•			•	•	٠	-		٠	٠		•

© 2000 California Micro Devices Corp. All rights reserved.

C0760400



### Absolute Maximum Ratings: (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	v
Input Voltage	VIN	-0.3 to V <sub>DD</sub> +0.3	v
Operating Temperature	T,	-40 to +85	°C
Storage Temperature	T,	-55 to +150	•C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating. Note: Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

DC Characteristics:  $V_{DD} = 5.0V \pm 5\%$ ,  $V_{ss} = 0V$ ,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C Industrial,  $0^{\circ}$  to  $+70^{\circ}$ C Commercial

Parameter	Symbol	Min	Max	Unit
Input High Voltage $\phi 0(IN)$ , CLK (IN) RES*, NMI*, RDY, IRQ*, Data, SO*	V <sub>BH</sub>	2.4 1.9	$V_{DD} + 0.3$ $V_{DD} + 0.3$	v v
Input Low Voltage $\phi$ 0, (IN), CLK (IN) RES*, NMI*, RDY, IRQ*, Data, SO*	V <sub>DH</sub>	-0.3 -0.3	0.4 0.9	v v
Input Leakage Current ( $V_{IN} = 0$ to $V_{DD}$ ) RES*, NMI*, RDY, IRQ*, SO* $\phi 0$ (IN), CLK (IN) [02, 12, 112]	I <sub>D</sub>		1.0/-100 ±1.0	μА μA
Three-State Leakage Current Address, Data, R/W*	I <sup>121</sup>		±10.0	μA
Output High Voltage ( $I_{OH}$ =-100 $\mu$ A, $V_{DO}$ =4.75V) SYNC, Data, A0-A15, R/W*	V <sub>oh</sub>	2.4	-	v
Output Low Voltage ( $I_{0L}$ =1.6mA, $V_{DD}$ =4.5V) SYNC, Data, A0-A15, R/W*	V <sub>ol</sub>	-	0.4	v
Supply Current $f = 1 \text{ MHz}$ (No Load) $f = 2 \text{ MHz}$ $f = 3 \text{ MHz}$ $f = 4 \text{ MHz}$	Ι <sub>σο</sub>	-	4 8 12 16	mA
Standby Power Dissipation (Inputs = $V_{ss}$ or $V_{DD}$ Outputs Unloaded)	P <sub>SBY</sub>		50.0	μW
Capacitance ( $V_{IN} = 0$ , $T_A = 25^{\circ}C$ , $f = 1$ MHz Logic, $\phi 0$ (IN), CLK (IN) A0-A15, R/W* Data (Three-State)	C <sub>IN</sub> C <sub>T3</sub>	-	10 15	pF



		1 1	MHz	2 !	VHz	31	MHz	41	MHz	51	VHz	61	٨Hz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Delay Time, d0 (IN) to d2 (OUT)	2000	-	40	-	40	-	40	-	40	-	35	-	30	nS
Delay Time, 62 (IN) to 62 (OUT)	tDeta	-	35	-	35	-	35	-	35	-	35	-	30	nS
Delay Time, \$1 (OUT) to \$2 (OUT)	Dør	-	50		50	-	50	-	50	-	35	-	30	NS
Delay Time, \$2 (OUT) to OSC (OUT)	toosc	-	50	-	50	_	50	-	50	-	35	-	30	nS
Cycle Time	tere	1.0	DC	0.50	DC	0.33	DC	0.25	8	0.20	DC	0.167	DC	24
Clock Pulse Width Low	1 <b>mm</b> (621.)	430	10000	210	10000	150	10000	100	10000	90	10000	80	10000	rs.
Clock Pulse Width High	trw (¢2H)	450	_	220	_	160	—	110	-	85	-	75	-	rs
Fail Time, Rise Time	tF, 39	-	25		20	-	15	-	12	-	10	_	10	nS
Address Hold Time	1AH	15	_	15		15	-	15	-	5	_	5	-	rs
Address Setup Time	LACS	-	125	-	100	-	85	-	70	-	60	-	55	nS
Access Time	tace:	775		340	_	200	_	140	-	110	-	85	_	mS
Read Data Hok Time	DHR	10	-	10	-	10	_	10	-	5		5	_	rs
Read Data Setup Time	DSR	1 <b>00</b>	-	60	-	40	-	30	-	27	-	25	-	rs
Write Data Delay Time	twos	_	175	_	100		75	-	55	-	50	-	45	rs
Write Data Hold Time	DHW	30	-	30	-	30	-	30	-	15	-	15	-	rs.
SYNC, ML Setup Time	ISY. DAL	_	125	-	100		85	-	70	_	60	-	55	rs.
SYNC, ML Hold Time	ISYH, TMLH	10	_	10	-	10	—	10	-	5	_	5	-	r S
SC Setup Time	50	75	-	50	-	35	_	25	_	22	-	20	-	nS
Processor Control Setup Time	⊅sc	200	_	110	-	80	_	60		55	_	50	_	r S

# AC Characteristics: $V_{DD} = 5.0V \pm 5\%$ , $T_A = -40^{\circ}$ C to $\pm 85^{\circ}$ C Industrial, 0°C to $\pm 70^{\circ}$ C Commercial

## Timing Diagram:







Note: Refer to Table I for signal input/output applicability.

Figure 1. Internal Architecture Simplified Block Diagram

## FUNCTIONAL DESCRIPTION

### **Timing Control**

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

### **Program Counter**

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

#### Instruction Register and Decode

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register then decoded, along with timing and interrupt signals, to generate control signals for the various registers.



### Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

### Accumulator

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

### **Index Registers**

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address,

## SIGNAL DESCRIPTION

### Address Bus (A0-AXX)

Refer to the particular package configuration for the respective number of address lines.

In both the 40-pin and 44-pin packages, A0-A15 forms a 16-bit address bus for memory and I/O exchanges on the data bus. The address lines are set (See BE below) to the high impedance state by the bus enable (BE) signal. The output of each address line is TTL compatible, capable of driving one standard TTL load and 130 pf.

## Bus Enable (BE)

This signal allows external control of the data and the address output buffers and  $R/W^*$ . For normal operation, BE is high causing the address buffers and  $R/W^*$  to be active and the data buffers to be active during a write cycle. For external control, BE is held low to disable the buffers.

## Phase 0 in $(\phi 0(IN))$

This is the buffered clock input to the internal clock generator on the G65SC02-A series. Clock outputs  $\phi 1(OUT)$  and  $\phi 2(OUT)$ are derived from this signal.

## Data Bus (D0-D7)

The data lines (D0-D7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are three-state buffers capable of driving one TTL load and 103 pF.

## Interrupt Request (IRQ\*)

This TTL compatible signal requests that an interrupt sequence begin within the microprocessor. The IRQ\* is sampled during  $\phi^2$  operation. If the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible.

### Stack Pointer

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI\* and IRQ\*). The stack allows simple implementation of nested subroutines and multiple level interrupts.

### **Processor Status Register**

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

sequence begins during  $\phi 1$ . The program counter and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, transferring program control the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K ohm external resistor should be used for proper wire-OR operation.

## Non-Maskable Interrupt (NMI\*)

A negative-going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. The NMI\* is sampled during  $\phi 2$ ; the current instruction is completed and the interrupt sequence begins during  $\phi 1$ . The program counter is loaded with the interrupt vector from locations FFFA (low byte) and FFFB (high byte), thereby transferring program control to the non-maskable interrupt routine. However, it should be noted this is an edge-sensitive input. As a result, another interrupt will occur if there is another negative-going transition and the program has not returned from a previous interrupt. Also, no interrupt will occur if NMI\* is low and negative-going edge has not occurred since the last non-maskable interrupt.

### Phase 1 Out (\u00f61(OUT))

This inverted  $\phi^2(OUT)$  signal provides timing for external R/W\* operations.

## Phase 2 Out ( $\phi$ 2(OUT))

This signal provides timing for external bus  $R/W^*$  operations. Addresses are valid after the address setup time  $(t_{ADS})$  from the falling edge of  $\phi 2(OUT)$ .



### SIGNAL DESCRIPTION (cont.)

### Ready (RDY)

This input signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state during or coincident with phase one  $(\phi 1)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two ( $\phi 2$ ) in which the ready signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA).

### Reset (RES\*)

This input is used to reset the microprocessor. Reset must be held low for at least two clock cycles after VDD reaches operating voltage from a power down. A positive transition on this pin will then cause an initialization sequence to begin. After the system has been operating, a low on this line of at least two cycles will cease microprocessing activity.

When a positive edge is detected, there is an initialization sequence lasting six clock cycles. The previous program counter and status register values are written to the stack memory area. Then the interrupt mask flag is set, the decimal mode is cleared and the program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the

Figure 2(a). Crystal Circuit for

Internal Oscillator

Table II. Microprocessor Hardware Enhancements

start location for program control. This input should be high in normal operation.

### Read/Write (R/W\*)

This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the addressed memory location. R/W\* is set to the high impedance state by BE.

#### Set Overflow (SO\*)

A negative transition on this line sets the overflow bit in the status code register. The signal is sampled on the trailing edge of ø1.

#### Synchronize (SYNC)

This output line is provided to identify those cycles during which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\phi 1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ol clock awls in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

C

R



R = 5.6 K!!

Figure 2(b). RC Clrcuit for Internal Oscillator

Function	NMOS 6500	G65SC02-A
Oscillator.	Requires external active components.	Crystal or RC network will oscillate when connected between $\phi 0$ (IN) and $\phi 1$ (OUT).
Assertion of Ready (RDY) during write operations.	Ignored.	Stops processor during $\phi 2$ .
Unused input-only pins (IRQ*, NMI*, RDY, RES*, SO*, DBE, BE).	Must be connected to low impedance signal to avoid noise problems.	Connected internally by a high-resistance to $V_{DD}$ (approximately 1 Megohm).

#### \* Denotes inverted signal.



#### ADDRESSING MODES

Fifteen addressing modes are available to the user of the CMD G65SC02-A family of microprocessors. The addressing modes are described in the following paragraphs:

#### Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

#### Accumulator Addressing

This form of addressing is represented with a one byte instruction and implies an operation of the accumulator.

#### **Immediate** Addressing

With immediate addressing, the operand is contained in the second byte of the instruction; no further memory addressing is required.

#### Absolute Addressing

For absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Therefore, this addressing mode allows access to the total 65K bytes of addressable memory.

#### Zero Page Addressing

Zero page addressing allows shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. The careful use of zero page addressing can result in significant increase in code efficiency.

#### Absolute Indexed Addressing

Absolute indexed addressing is used in conjunction with X and Y index register and is referred to as "Absolute.X." and "Absolute.Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

#### Zero Page Indexed Addressing

Zero page absolute addressing is used in conjunction with the index register and is referred to as "Zero Page.X" or "Zero Page.Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

#### **Relative Addressing**

Relative addressing is used only with branch instruction; it establishes a destination for the conditional branch.

#### Zero Page Indexed Indirect Addressing

With zero page indexed indirect addressing (usually referred to as indirect X) the second byte of the instruction is added to the contents of the X index register; the carry is discarded. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

#### Absolute Indexed Indirect Addressing (Jump Instruction Only)

With absolute indexed indirect addressing, the contents of the second and third instruction bytes are added to the X register. The result of this addition points to a memory location containing the lower-order eight bits of the effective address. The next memory location contains the higher-order eight bits of the effective address.

#### Indirect Indexed Addressing

This form of addressing is usually referred to as Indirect. Y. The second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

#### Zero Page Indirect Addressing

In this form of addressing, the second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits is always zero. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address.

## Absolute Indirect Addressing (Jump Instruction Only)

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the 16 bits of the program counter.





#### Denotes inverted signal.



#### Table III. Instruction Set-Alphabetical Sequence

AOC	Add Memory to Accumulator with Carry		LOY	LOBE MORE Y with Memory
ANO	"AND" Memory with Accumulator		LSA	Statt One dat Paget
ASL	Shift One Bit Left		NOP	No Operation
300	Branch on Carry Clear		ORA	"OF Memory with Accumulator
acs	Branch on Carry Set		PHA	Push Accumulater on Stats
BEO	Branch on Result Zaro		Phase	Page Processor Status on Stats
<b>SIT</b>	Test Memory Bits with Accumulator	•	PHIX	Post Index I on State
3.44	Branch on Reput Minus	•	PHY	Puge Index 7 on Slack
BNE	Breach on Aegust Not Zero		PLA	Put Accumulater wore State
SPL.	Brance on Assust Phils		PUP	Put Processor Status from Stack
BRA	Branch Always	٠	PLX	Post lenges X from Stack
BAK	Force Break	٠	PLY	Pust Index Y Mean Stack
BVC	Brance on Overflow Clear		ACL.	Recure One-Bit Laft
BVS	Branch on Overflow Set		ROR	Roome One-Bat Regist
ac	Class Carry Flag		ATT	Ageum from waterroat
ā	Clear Department Month		ATS	Repurs train Subroushe
a	Clear interrupt Ostable Bit		SBC	Supervice Manhary Month Accounturator with B
av	Class Quertion Res		SEC	See Carry Place
CHP	Compare Memory and Accumulator		SED	Set Decome Mean
CPX	Commerce Memory and Index X		SE	Set internet Ostate Bit
CPY	Compare Memory and Index 1		STA	Store Accumulater in Memory
DEC	Decrement by One		STA	Store index I in Memory
DEX	Decrement Index X by One		STY	Store Index Y in Memory
OEY	Decrement Index 1 by One		STZ	Store Zero + Hemory
SOR	"Suchamerer" Memory with Accumulator		TAX	Transfer Accumulator to Incex X
INC	Incrument by One		TAY	Transfer Accumunator to unces *
INZ	Increment Index X by One	•	TRE	Test and Reset Mamory Bits with Accumula
INT	Increment Incres Y by One	•	758	Test and Set Manany Bits with Accumulate

- SRL LOA LOX Cocabon Saving Return Address a tos f
- and Acc T well Me

clion

- ANO -TSX TXA TXS
  - X TO ACC

150									1			-					
<u>xo /</u>	0	1	2	3	4	5	6	7	8	9		3	C	0	Ξ.	=	
a	BPK	ORA	1 1		1580 m	ORA	ASL		PHP	ORA	151			ORA	ASL		0
		ing X			2000	209	209			imm				205	205		
1	3PL	ORA	ORM		ROP	ORA	ASL		ac	ORA			-	ORA	ASL		1 1
	rei	ind, Y	5			zog. X	zog. X	1		acs. Y	0			3055, X	2055. X		1
2	JSR	AND	1		I BIT	AND	RCL		PLP	ANC	ROL		3IT	AND	RCL		1 2
-	205	Ind, X			ZDG	209	200			immi			205	305	205		
3	BMI	AND	NOC			AND	RCL		SEC	AND	Sec. 7-		Const?	ANO	ROL		1 3
-	ref	Inc. Y	Tine		-	209. X	239. X			abs. Y	Sec		-T	ates X	205. X		
4		508	1 1		1 1	EOR	SR	1	PHA	ECR	I USR		JMP	EOR	LISR		1 4
•	1 1	INCL X				200	200			INTERNE			105	205	205		
-	210		EOR		1	EOR	LSR		aj	Contraction of the second	7.00	<u></u>	1 1	EOR	LISA		1 5
5	avc	EOR				204 X	ZDQ, X			305. Y				104. X	305. X		1 '
_		-	1		hr								1 1940		ROR		1 6
5	ATS	AOC			SIC	ADC	ROR	Į	24	AOC	ROR		JMP	ADC	205		'
-		INC. X				399	209		<u></u>				11.4				-
7	BVS	ACC	-ADC		SZL:	ADC	ROR		SEI	1	-			AOC	ROR		1
	net	INC. Y			DCX:	209. X	299. X		!	305. Y			FOCT	2035. X	atts, X		-
5	FBRA	STA			STY	STA	STX		DEY		TXA		STY	STA	STX		8
	TRACE!	ind X			209	209	2 <b>0</b> 9		l	1			105	805	205		<u> </u>
9	800	STA			STY	STA	STX	1	TYA	STA	175		SECH	STA			1 5
	ret	ind, Y	Fat		209. X	299. X	209. Y	Į	1	abs. Y				308. X	and the second		
A		LDA		1	L L L L	LDA	LOX		TAY	LOA	TAX		שי	LDA	x D		1
	imm	X ,DRI	mm		209	209	209			antimi			1255	305	205		
3	BCS	LDA	PEDA:		LOY	LDA		1	CLV	LUDA	TSX		L UY	LOA	i ax		1 8
	ret	INC. Y			zog. X	209. X	ZDG. Y			305. Y			abs. X	aos. X	205. Y		1
С	CPY 1	CMP	1		CPY	CMP	DEC		INY	CMP	DEX		C7~	CMP	DEC		
<b>~</b>	imm	ING X			209	299	ZDQ			intim			105	205	305		
5		CMP	TOP	-	1	CMP	DEC		CLD	CHIP	-		1 1	CMP	DEC		1 0
ų	3NE	ing Y	Canadian			209. X	ZDQ. X	1		305. Y				305. X	305. X		1
			1 1		1 002		<u> </u>			SBC	NOP		CPX	SBC	INC		
5	CPX	SBC			CPX 2DQ	SBC 20q	INC 2DQ	ĺ	INX	JOC			205	305	305		1
2	immi		L I							-	CROC				INC		
	BEQ	Sac	E.SBC.		1 1	SBC	INC		SED	58C	Concession in the local division in the loca			38C	JOS. X		Ľ
F	ret	Md Y	Time			200. X	200. X				C						

Note: New Cp Codes

Figure 4. Microprocessor Op Code Table

· Denotes inverted signal.



Table IV. Operational Codes, Execution	Time, and Memory	<b>Requirements</b>
--	------------------	---------------------

			-		ISO-	75	RO	i i	41	-		1	Ű		_	_	<u> </u>	11	1	/93	Ta	ELA		01-			I PR	00	75	SOR	
			TE		UTE			IMP	4) LIE	an	NC.	nla			2	G.X		1) IS.X		(1) 85. y		R (Z)	1 0000	ICT.	32	G,Y	1			ODE	
MNE-	OPERATION	OP	1	OP		OP	-	OP		10	Pta		OP		OP	-	OP	-	OF		OP	1	OP		OP	-				20	MONIC
ADC	A-M-C-A (3)		212	60	43	65	32	1			511 6	_		512	75	412				443		II		512		Ì				ZC	AOC
ANO	AAM - A	29	22		43	S		4			271 6	2	31	512		3 8	30		1	4	4		32	512			00.010			ZC	AND
ASL	C -17 0 -0			Œ	613		512	UA	2	1					18	62	18	513	1		x	212									ASL BCC
SCS	BRANCH IF CET										1								1			22		1		ł			• •		905
860	BRANCH IF ZTI		1	Ĩ	II		T	i			1	11		1					1	T	F	212		1		1		•			aeg
BIT	A A M (5)	88	212	20	413	24	32	1							34	412	30	413			-	212					34-34			Z -	BM
BNE	BRANCH IF N#1									1									1			1 212	1 1					•			874
SP.	BRANCH IF N=0									t												212		1			1	•	• •	• •	3PL
BRA	BRANCH ALWAYS		1	l	Π							I						1	1	П	8	1212	! !	1		1	1.	•	a 1		BRA
BAX BVC	BREAK BRANCH IF VIO							00	7	1	1	11									5	1 212						•	•••		3PK SVC
SVS	BRANCH IF VIT																					1 212						•	•••	• •	SVS
CLC	0 - C		İ					1	2	- 12																	• •	٠	••	- 0	ac
ap	0 - 0		4	1					21	-			1							++	+			÷		+		_		•••	<u></u>
42								•	21																		. 0		•••		av
CMP	A-14	Cal	212	co	413	S	312	1		1	:: 6	2	01	siz	05	412	100	413	0	43			œ	52			N .			zc	0
CPX	X-M				413					ł	}								1											ZC	CPX
CPV	Y-M		212	_	1613		_			1	+			1	00	1617	105	1	1	+	+	$\frac{1}{1}$		+		+	IN -	_		ZC	CP* DEC
DEC	DECREMENT			102	013	103	512	CA		1.1	1				Uð	612	UE	013						1			N.			ž -	OEX
DEY	Y-1 - Y								21	1														ł			1			Z -	DEY
EOR	ATM -A	49	212	1	413	9 a 2		1			116	121	511	512		412				413			2	512			)			Z •	EOR
INC	INCREMENT		-		613	1 651	512	-			+				F6	1612	341	613	+	+	1	+	1 1	_		+		-	_	2.1	INC
INX	X-1-X Y-1-Y			Ì					211																		1			z .	HIT
JMP	JUMP TO NEW LOC			40	213			-			C; 6	13							1				60	63				•	• •	•••	
JSR	JUMP SUB			10000	613					1					_								-	-					•••	z .	JSR
LDA	M - A	_	-	diam'r.	413	-	-	-		A	1115		511	512	95	1412	180	413		1413	_	+	1 821	512	94	412	IN -	-	-	_	
LOX LOY	M - X M - Y				43										84	412	BC	413		TT							Terrar -			z.	5
SR	0- 7 0-C		T		613			44			ļ	11				1612			- 11 C	11							0 -	٠	•••	ZC	LSR
NOP	NC OPERATION							EA	211	1.1				-			1		1.					5 2			N .	•	::	z .	ORA
PHA	AVM - A	091	212	1 00	1413		312		1311		116	121	111	512	.15	1412	110	413	1	1 1		1.	1 121	312		÷	1		•••		PHA
PHP	A-445 5-1-5								3		ŝ.			1			1			11						8		•	• •	•••	PHP
PHX	X-48 5-1-5			ĺ				DA	31	ıİ.									ł									•	•	•••	PHO
Piery	Y-44 5-1-5							1	31	1							1													z .	PHY PLA
<u>PLA</u>	S-1-5 MS-A		1	1	+		+		411		1	1 I 1 I		+					+	++	+	11				1	INV		-	ZC	7.2
<i>Р</i> СР РСХ	5-1-5 MB-2							1.7.1	4	1.1												11					4			z -	PLX.
PLY	S-1-5 Mg-V							78	4	1																	1			Z •	RY
ROL			1		613		512	24			+	11	1	1		1612		1613		++	+						-		-	ZC	ROL
ROR	HTRN INT			6E	1613	66	512		6						78	1612	TE	013												ZC	RTI
RTS	RTRN SUB								6																			•	• •	• • •	ALS
SBC	A-4-5-A (3)	9	22	ED	413					1	118	2				412	FD	43			3		FZ	5 2			NV	•	• •	zc	SBC
	<u> 1 - C</u>		1	<u> </u>				-	211	_	1			+	1	$\frac{1}{1}$	-		1	++	+	11	1	1	-	$\left  \right $	1			• • 1	SEC
SED	1-0			1					21					1								11							- 1		588
SEI	A - M			80	43	55	312				11 6	2	911	612	95	4 2	90	53	9	s	3		92	5 2				• •	• •	• • •	STA
STX	X - M			8E	43	85	312							1											96	4	2	• •	• •	• • •	STX
STY	Y - M	$\square$	4		140		312		H	+	1	11		1		1412	-	1	-	++	+-	+-	-		1	$\vdash$	1	•			STY
STZ TAX	00 - M		1	SC	413	64	312	-	2	1					74	42	JE	513	1		1						N .		• •	z.	TAX
TAY	A - Y			1					211											11							N -	• •	• •	٠z٠	TAY
TRB	AAM - M (6)				613					1									1				f					•••	• •	Z •	TRE
TSB	AVM - M (6)-		1	CC	1513	041	512			1	1	11	4	1		1	-	<u>t  </u>	-	+	1		-	-	+		IN -		<u>.</u>	<u>z</u> .	TSX
TSX TXA	S - X   X - A	1					1	BA	211																		N.			z.	TXA
TXS	x ·s						1		2																			• •	• •	•••	TXS
TYA	Y - A			1			1		211			1					1	11	ļ	11	1	11	1		1		N.		-	• Z •	TYL
Notes.																						·			- 4	-			134		•
1. Add 1	to 'n' it page boundary		-	d. ez	Cept	STA	and	STL								×	Ind	41 X											n,	red.	Cycles

2. Add 1 to "n" il branch occurs to same page. Add 2 to "n" il branch occurs to different page.

1. Add 1 to 'n' il decimal mode.

4. Accumulator address is included in limplied address.

5 "N" and "V" flags are unchanged in immediate mode 6 "Z" flag indicates AAM result (same as dT instruction)

\* Denotes inverted signal.

© 2000 California Micro Devices Corp. All rights reserved.

Y Index Y

A Accumulator

M Memory per effective address

Ms. Memory per stack pointer

- Sustract

A And

- Exclusive or

V Qr

. NO. SW

Ma Memory BK

Me Memory Bit \$7



### **Enhanced Operational Characteristics**

The CMD G65SC02-A microprocessor is designed for building state-of-the-art microcomputer systems. The device utilizes the same basic software instruction set, and to be bus compatible with the MC6800 product line. Accordingly, the G65SC02-A series is pin compatible with existing NMOS 6500 type microprocessors. However, as stated previously, the CMOS design allows several operational enhancements to be incorporated in the current product. These operational enhancements are explained in Table V.

Table V. Micro	processor Operatio	nal Enhancements
----------------	--------------------	------------------

Function	NMOS 6500 Microprocessor	G65SC02-A Microprocessor
Indexed addressing across the page boundary.	Extra read of invalid address.	Extra read of last instruction byte.
Execution of invalid op codes.	Some terminate only by reset. Results are undefined.	All are NOPs (reserved for future use).   Op Code Bytes Cycles   X2 2 2   X3, X7, XB, XF 1 1   44 2 3   54, D4, F4 2 4   5C 3 8   DC, FC 3 4
Jump indirect, operand = XXFF.	Page address does not increment.	Page address increments, one additional cycle.
Read/modify/write instructions at effective address.	One read and two write cycles.	Two read and one write cycle.
Decimal flag.	Indeterminate after reset.	Initialized to binary mode $(D=0)$ after reset and interrupts.
Flags after decimal operation.	Invalid N. V and Z flags.	Valid flags. One additional cycle.
Interrupt after fetch of BRK instruction.	Interrupt vector is loaded; BRK vector is ignored.	BRK is executed, then interrupt is executed.
Reset.	Reads three stack locations.	Writes program counter and status register to stack.
Read/Modify/Write instructions absolute indexed in same page.	Seven cycles.	Six cycles

## **Pin Function**

Pin	Description
АО-Ахх	Address Bus
¢0(IN)	Phase 0 In
D0-D7	Data Bus
IRQ*	Interrupt Request
NC	No Connection
NMI*	Non-Maskable Interrupt

Pin	Description
φ1(OUT)	Phase 1 Out
¢2(OUT)	Phase 2 Out
RDY	Ready
RES*	Reset
R/W*	Read/Write
SO*	Set Overflow
SYNC	Synchronize
V <sub>DD</sub>	Positive Power Supply (+5.0 Volts)
V <sub>ss</sub>	Internal Logic Ground

#### Denotes inverted signal.



### **Pin Configuration**



## **Ordering Information**



Designators selected for speed and power specifications

-1 1MHz -3 3MHz -5 5MHz -2 2MHz -4 4MHz -6 6MHz